期刊文献+

混合信号IC的ESD保护电路设计

Design of ESD Protection Circuit for Mixed Signal ICs
下载PDF
导出
摘要 从电路设计的角度,介绍了混合信号IC的输入、输出、电源箝位ESD保护电路。在此基础上,构建了一种混合信号IC全芯片ESD保护电路结构。该结构采用二极管正偏放电模式,以实现在较小的寄生电容情况下达到足够的ESD强度;另外,该结构在任意两个pad间均能形成ESD放电通路,同时将不同的电源域进行了隔离。 ESD protection of input, output and power clamp circuits for mixed signal ICs were described from the viewpoint of circuit design. And an all-chip ESD protection circuit structure for a mixed signal IC was constructed, in which a diode forward biased discharge mode was used to achieve sufficient ESD robustness at small parasitic capacitance. In addition, the structure had an ESD bus between any two pads, which separated different power areas from each other.
作者 刘军 傅东兵
出处 《微电子学》 CAS CSCD 北大核心 2009年第1期62-64,68,共4页 Microelectronics
关键词 静电放电 ESD保护电路 混合信号电路 ESD ESD protection circuit Mixed signal IC
  • 相关文献

参考文献7

  • 1DUVVURY C, AMERASEKERA A. ESD: a pervasive reliability concern for IC technologies [J]. Proc IEEE, 1993, 81(5):690-702.
  • 2VINSON J E, LIOU J J. Electrostatic discharge in semiconductor devices: an overview[J]. Proc IEEE, 1998, 86(2): 399-418.
  • 3DUVVURY C, ROUNTREE R N, FONG Y, et al. ESD phenomena and protection issues in CMOS output buffers [C] //Proc IRPS. 1987: 174-180.
  • 4KER M-D. ESD protection design on analog pad with very low input capacitance for high-frequency or current-mode applications [J]. IEEE J Sol Sta Circ, 2000. 35(8) : 1194-1199.
  • 5AMERASEKERA A, DUVVURY C. The impact of technology scaling on ESD robustness and protection circuit design [C] // Proc EOS/ESD Symp. 1994: 237-245.
  • 6DANIEL S, KRIEGER G. Process and design optimization for advanced CMOS I/O ESD protection devices [C] // Proc EOS/ESD Symp. 1990: 206-213.
  • 7WANG A Z H. On-chip ESD protection for integrated circuits: an IC design perspective [M]. Kluwer Academic Publishers, 2001.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部