期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

基于冗余多线程的体系结构级容错措施的研究与发展 被引量：1

Research and Development of Architectural Level Fault-Tolerance Based on Redundant Multithreading
原文传递
导出
摘要 在总结各种体系结构级容错措施的技术特点以及目前的研究现状和发展趋势的基础上,论述了冗余多线程(RMT)体系结构研究的时代背景、典型架构设计方法和存在的问题,以及今后研究的方向和发展趋势.提出了今后应该从资源分配和线程调度的角度对RMT进行研究,提升其整体处理能力,包括:提高RMT的容错能力;降低容错运行所需要的软、硬件代价;以及提高资源利用的效率和公平性,缓解多线程并行对资源需求的巨大压力. The technical features and research tendencies of various architectural level fault-tolerant schemes are summarized first,based on which,a systemic discourse upon the redundant multithreading（RMT） architecture is presented from the aspects of its background,typical design and problems,research directions and development tendencies.Investigating the RMT from the view of resource allocating and thread scheduling is proposed so as to boost the overall performance,including： enhancing the fault-tolerant ability,reducing the software and hardware implementation cost and improving the efficiency,elevating the resource efficiency and fairness,and alleviating the huge resource pressure caused by multiple threads.
作者 杨华 潘琢金 董燕举 夏秀峰
机构地区 沈阳航空工业学院计算机学院
出处 《武汉大学学报（理学版）》 CAS CSCD 北大核心 2009年第1期17-21,共5页 Journal of Wuhan University:Natural Science Edition
基金 "十五"国家科技支撑计划预研项目(41316.1.2)
关键词 冗余多线程 容错 体系结构 可靠性 redundant multithreading fault-tolerance architecture reliability
分类号 TP302 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献27

  • 1Mukherjee S S,Emer J ,Reinhardt S K. The Soft Error Problem: An Architectural Perspective [C]//Proc llth International Symposium on High-Performance Computer Architecture. New York: IEEE Press, 2005 : 243-247.
  • 2Gaisler J. A Portable and Fault-Tolerant Microprocessor Based on The SPARC V8 Architecture [C]// DSN 2002. New York : IEEE Press, 2002: 409-415.
  • 3Allan A,Edenfetd D,Joyner Jr W H,etal. 2001 Technology Roadmap for Semiconductors[J]. IEEE Corn puter ,2002,35(1) :42-53.
  • 4Weaver C, Emer J, Mukherjee S,et al. Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor[C]//ISCA 2004. New York: IEEE Press, 2004 : 264-275.
  • 5Ronen R,Mendelson A, Lai K,et al. Coming Challenges in Microarchitecture and Architecture [J]. Proceedings of the IEEE ,2001,89(3) :325-340.
  • 6杨华 崔刚 刘宏伟 等.容错处理器体系结构概述[J].哈尔滨工业大学学报,2006,38:586-590.
  • 7Rotenberg E. AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors [C]// FTCS 29. New York : IEEE Press, 1999 : 84-91.
  • 8Reinhardt S K,Mukherjee S S. Transient Fault Detection Via Simultaneous Multithreading [C]//ISCA 2000. New York:IEEE Press,2000:25-36.
  • 9Vijaykumar T N, Pomeranz K, Cheng K. Transient Fault Recovery Using Simultaneous Multithreading[C]//ISCA 2002. New York: IEEE Press, 2002: 87-98.
  • 10Mukherjee S S,Kontz M, Reinhardt S K. Detailed Design and Evaluation of Redundant Multithreading Alternatives [C]//ISCA 2002. New York: IEEE Press, 2002:99 110.

二级参考文献28

  • 1杨华,崔刚,刘宏伟,杨孝宗.两级分配多可用重命名寄存器[J].计算机学报,2006,29(10):1729-1739. 被引量：2
  • 2Rubinfeld P. Managing problems at high speed[J]. IEEE Computer, 1998, 31(1): 47-48.
  • 3J Gaisler J. A portable and fault-tolerant microprocessor based on the SPARC V8 architecture[C]// Proc. of the Int'l Conference on Dependable Systems and Networks, Los Alamitos, USA: IEEE, 2002,409-415.
  • 4Mukherjec S S, Emer J, Reinhardt S K. The soft error problem: an architectural perspective[C]//Proc, of the 11th Int'l Symposium on High-Performance Computer Architecture, Los Alamitos, USA: IEEE 2005,243 - 247.
  • 5Reinhardt S K, Mukherjec S S. Transient fault detection via simultaneous multithreading[C] Proc. of the 27th Annual Int'l Symposium on Computer Architecture, Los Alamitos, USA: IEEE, 2000, 25- 36.
  • 6Mukherjee S S, Kontz M, Reinhardt S K. Detailed design and evaluation of redundant multithreading alternatives[ C]II Proc. of the 29th Annual Int'l Symposium on Computer Architecture, Los Alamites, USA: IEEE, 2002, 99- 110.
  • 7Gomaa M, Scarbrough C, Vijaykumar T N, Pomeranz I. Transientfault recovery for chip multiprocessors [ J ]. IEEE Micro, 2003,23(6) :76 - 83.
  • 8Tullsen D M, Eggem S J, Levy H M. Simultaneous multithreading:maximizing on-chip parallelism[ C]//Proc. of the 22nd Annual Int'l Symposium on Computer Architecture, New York, USA: ACM,1995, 392 - 403.
  • 9McKee S A. Reflections on the memory wall[C]// Proc. of 2004 Computing Frontiers Conference, New York, USA: ACM, 2004,162- 167.
  • 10Austin T, et al. SimpleScalar: an infrastructure for computer system modeling[J]. IEEE Computer, 2002, 35(2): 59-67.

共引文献3

同被引文献7

引证文献1

二级引证文献1

武汉大学学报（理学版）
2009年 第1期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部