期刊文献+

80 Gb/s 2:1 multiplexer in 0.13-μm SiGe BiCMOS technology

80 Gb/s 2:1 multiplexer in 0.13-μm SiGe BiCMOS technology
原文传递
导出
摘要 This work presents an ultra-high speed 2 : 1 multiplexer (MUX) in a SiGe BiCMOS technology with fT = 103 GHz. To boost the operating speed, the system scheme is optimized including a 2 : 1 selector circuit directly driving an external 50 Ω load, and two wide-band data buffers and one clock buffer in the input stage. The chip exhibited an open eye at 80 Gb/s with a 160 mV single-ended voltage swing. This work presents an ultra-high speed 2 : 1 multiplexer (MUX) in a SiGe BiCMOS technology with fT = 103 GHz. To boost the operating speed, the system scheme is optimized including a 2 : 1 selector circuit directly driving an external 50 Ω load, and two wide-band data buffers and one clock buffer in the input stage. The chip exhibited an open eye at 80 Gb/s with a 160 mV single-ended voltage swing.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2009年第2期81-84,共4页 半导体学报(英文版)
关键词 Gilbert cell MULTIPLEXER SELECTOR ultrahigh-speed integrate circuit wideband buffer Gilbert cell multiplexer selector ultrahigh-speed integrate circuit wideband buffer
  • 相关文献

参考文献10

  • 1Otsuji T, Murata K, Enoki T, et al. An 80-Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMT's. IEEE J Solid-State Circuits, 1998, 33(9): 1321
  • 2Suzuki T, Nakasha Y, Takahashi T, et al. A 90Gb/s 2 : 1 multiplexer IC in InP-based HEMT technology. IEEE Int Solid-State Circuits Conf, Digest Tech Paper, 2002, 1:192
  • 3Suzuki T, Nakasha Y, Skoda T, et al. A 100-Gbit/s 2 : 1 multiplexer in InP HEMT technology. IEEE Int MTT Syrup Digest, 2003, 2:1173
  • 4Meghelli M. A 108Gb/s 4 : 1 multiplexer in 0.13,urn SiGebipolar technology. IEEE Int Solid-State Circuits Conf. Digest Tech Paper, 2004, 1:236
  • 5Suzuki T, Nakasha Y, Takahashi T, et al. 144-Gbit/s selector and 100-Gbit/s 4 : 1 multiplexer using lnP HEMTs. IEEE Int MTT Symp Digest, 2004, 1:117
  • 6Hallin J, Kjellberg T, Swahn T. A 165-Gb/s 4 : 1 multiplexer in InP DHBT technology. IEEE J Solid-State Circuits, 2006, 41(10): 2209
  • 7Yamamoto T, Horinaka M, Yamazaki D. A 43Gb/s 2 : 1 selector IC in 90rim CMOS technology. IEEE Int Solid-State Circuits Conf, Digest Tech Paper, 2004, 1:238
  • 8Yamamoto T, Yamazaki D, Horinaka M. 2-to-1 selector IC in 90-nm CMOS technology operating up to 50 Gb/s. IEEE Compound Semiconductor Integrated Circuit Symposium, 2004: 243
  • 9Kehrer H D, Wohlmuth M W, Knapp H. 50 Gbit/s 2 : 1 multiplexer in 0.13 ,urn CMOS technology. IEE Electron Lett, 2004, 40(2): 100
  • 10Kehrer D, Wohlmuth H D. A 60-Gb/s 0.7-V 10-roW monolithic transformer-coupled 2 : 1 multiplexer in 90 nm CMOS. IEEE Compound Semiconductor IC Symp, 2004:105

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部