期刊文献+

无数据缓存的容错环形NoC 被引量:1

Fault-tolerance Ring Network on Chip without Buffer
下载PDF
导出
摘要 提出一种分层双组双环NoC拓扑结构,该结构中链路分为两组环网,其中有一组环网为主环,另一组为备用环网,用于NoC网络的容错。每组环网中包含一个控制环和一个数据环,控制环采用包的形式交换结点之间路由、链路错误和差错控制信息,数据环用电路交换方式进行数据通信。针对以上NoC拓扑结构,提出交换结点无需缓冲区的三级流水线结构,使得各个IP之间的数据通信延时最小。环网中采用时分复用和优先级相结合的机制,实现了公平路由和带宽的空分复用。仿真结果表明,该结构可以有效避免拥塞、死锁和饥饿,保证带宽充分利用,与理论分析一致。 The paper presented a hierarchical fault-tolerance ring NoC topology in which links are divided into two groups of rings. One group is used for fault-tolerance in case of the other group fails. Each group contains a control-ring and a data-ring. Control-ring propagates information of routing, link error and error control of all nodes by using packet and data-ring exchanges data by circuit switching. The paper proposed three-stage pipeline architecture without buffer which minimizes the delay of data communications among nodes. Ring network adopts Time-Division Multiplexing and priority mechanism to implement space-division-multiplexing of bandwidth and fair routing. Simulation results show that the architecture can avoid traffic congestion,deadlock and hungry and ensure use of bandwidth effectively. Simulation results coincident with the theory analysis.
出处 《计算机科学》 CSCD 北大核心 2009年第3期61-64,共4页 Computer Science
基金 863国家计划基金项目(2007AA01Z111) 国家自然科学基金(90607008) 西安应用材料创新基金(XA-AM-200615) 陕西省教育厅科研资助(08JK429)资助
关键词 片上网络 时分复用 流水线 空分复用 环网 容错 Network on chip, Time-division multiplexing, Pipeline, Space division multiplexing, Ring, Fault-tolerance
  • 相关文献

参考文献17

  • 1Dally W, Towles B. Route packets, not wires: on-chip interconnection networks//Proc, the Design Automation Conference. Las Vegas, NV, 2001 : 684-689
  • 2Hemani A,Jantsch A, Kumar S, et al. Network on a chip:an architecture for billion transistor era//Proc. IEEE NorChip Conference. 2000 : 166-173
  • 3Ye T. On-chip multiprocessor communication network design and analysis. PhD Dissertation. Stanford University, 2003
  • 4Hu J, Mareulescu R. Energy- and performance-aware mapping for regular NoC architectures. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 2005,24(4):551-562
  • 5Goossens K. Formal methods for networks on chips//Proc. Fifth International Conference on Application of Concurrency to System Design. 2005 : 188-189
  • 6Hansson A, Goossens K, Radulescu A. A unified approach to constrained mapping and routing on network-on-chip architectures // Proceedings of the 3rd IEEE/ACM/IFIP international … 2005
  • 7Pirretti M, Link G M, Brooks R R. Fault tolerant algorithms for network-on-chip interconnect//VLSI, 2004. Proceedings. IEEE Computer Society Annual …. 2004
  • 8Bolotin E,Cidon I,Ginosar R, et al. QNoC: QoS architecture and design process for network on chip. Journal of Systems Architecture, 2004
  • 9Banerjee N, Vellanki P, Chatha K S. A Power and Performance Model for Network on-Chip Architectures // Proceedings of DATE. 2004
  • 10Jantsch A. The Nostrum Network on Chip. Stockholm: Royal Institute of Technology, 2003

同被引文献13

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部