期刊文献+

低功耗驱动的电路网表多级划分算法 被引量:3

Power-Driven Circuit Netlist Multilevel Partitioning Algorithm
下载PDF
导出
摘要 在划分阶段因得不到实际线长值而无法精确计算功耗值.通过组合使用互连线的通路级数、通路级差和基本线长,提出一种新的独立线长预测方法.使用预测线长和开关活动性的乘积度量划分阶段的动态功耗,并将这一乘积作为权重赋给每条互连线;在聚类和细化处理阶段,尽量避免权重较大的互连线被分割,以实现低功耗驱动的多级划分.实验结果表明,该算法可有效地减小电路的功耗,并且对其他技术指标影响不大. In order to obtain the approximate wirelength during partitioning phase, a priori wirelength estimation method without actually performing placement and routing is proposed, which combines basic wirelength and two measures of node levels present in a circuit as prediction. During clustering and refinement phase, our power-driven multilevel partitioning algorithm attempts to encapsulate high activity and long wire within partitions, where the connections dissipate less dynamic energy. Experimental results show that our techniques can effectively reduce power.
作者 蒿杰 彭思龙
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2009年第2期190-195,202,共7页 Journal of Computer-Aided Design & Computer Graphics
基金 国家科技支撑计划重点项目(2006BAK07B04)
关键词 多级划分 线长预测 低功耗 超大规模集成电路 multilevel partitioning individual wirelength prediction powers VLSI
  • 相关文献

参考文献10

  • 1Kumar A, Anis M. Dual-threshold CAD framework for subthreshold leakage power aware FPGAs [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(1): 53-65.
  • 2Fiduccia C M, Mattheyses R M. A linear-time heuristic for improving network partitions[C] //Proceedings of the 19th Design Automation Conference, Las Vegas, 1982:175-181.
  • 3蒿杰,彭思龙.通路时延可控的时序驱动多级划分算法[J].计算机辅助设计与图形学学报,2008,20(5):591-597. 被引量:5
  • 4Karypis G, Aggarwal R, Kumar V, et al. Multilevel hypergraph partitioning: applications in VLSI domain [J]. IEEE Transactions on Very Large Scale Integration(VLSI) Systems, 1999, 7(1): 69-79.
  • 5Donath W E. Placement and average interconnection lengths of computer logic [J]. IEEE Transactions on Circuits and Systems, 1979, 26(4):272-277.
  • 6Wong J L, Davoodi A, Khandelwal V. A statistical methodology for wire -length prediction [J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 2006, 25(7): 1327-1336.
  • 7Scheffer L, Nequist E. Why interconnect prediction doesn't work [C]//Proceedings of the 2000 International Workshop on System Level Interconnect Prediction, San Diego, 2000: 139-144.
  • 8Hu B, Marek-Sadowska M. Wire length prediction based clustering and its application in placement [C] //Proceedings of Design Automation Conference, Anaheim, 2003:800-805.
  • 9Balachandran S, Bhatia D. A priori wirelength interconnect estimation based on circuit characteristics [J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 2005, 24(7): 1054-1065.
  • 10Adya S N, Caldwell A E, Kahng A B, et al UMpack-45-070503[OL]. ( 2007-05-03 ) [2008-04-05] http ://vlsicad. eecs. umich, edu/BK/PDtools/.

二级参考文献16

  • 1陈苑锋,唐璞山,来金梅,童家榕.通用的层次化FPGA划分算法[J].计算机辅助设计与图形学学报,2006,18(5):661-666. 被引量:2
  • 2Alpert C J, Kahng A B. Recent directions in netlist partitioning: a survey [J]. Integration VLSI Journal, 1995, 19(1/2):1-81
  • 3Fiduccia C M, Mattheyses R M. A linear time heuristic for improving network partitions [C] //Proceedings of Design Automation Conference, Las Vegas, 1982: 175-181
  • 4Karypis G, Aggarwal R, Kumar V, et al. Multilevel hypergraph partitioning: applications in VLSI domain [J]. IEEE Transactions on Very Large Scale Integration(VLSI) Systems, 1999, 7(1):69-79
  • 5Kahng A B, Xu X. Local unidirectional bias for cutsize-delay tradeoff in performance-driven bipartitioning[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004, 23(4):464-471
  • 6Liu L, Shih M, Cheng C, et al. Performance-driven partitioning using a replication graph approach[C] //Proceedings of Design Automation Conference, San Francisco, 1995:206-210
  • 7Cong J, Lim S K, Wu C. Performance driven multi-level and muhiway partitioning with retiming[C]//Proceedings of Design Automation Conference, Bergen, 2000: 274-279
  • 8Hwang C, Pedram M. PMP: performance-driven multilevel partitioning by aggregating the preferred signal directions of I/O conduits[C]//Proceedings of the Conference on Asia South Pacific Design Automation, Shanghai, 2005 : 428-431
  • 9Ababei C, Navaratnasothie S, Bazargan K, et al. Multiobjective circuit partitioning for outsize and path-based delay minimization [C]//Proceedings of the International Conference on Computer-Aided Design, San Jose, 2002:181 -185
  • 10Ababei C, Bazargan K. Timing minimization by statistical timing hMetis-based partitioning [C]//Proceedings of International Conference on VLSI Design, New Delhi, 2003: 58-63

共引文献4

同被引文献26

引证文献3

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部