期刊文献+

FPGA连线连接盒中基于信息熵优化的结构设计 被引量:4

Optimal Design of Topological Structure for FPGA Connection Box Based on Information Entropy
下载PDF
导出
摘要 连线连接盒(CB)的结构设计是FPGA结构设计中的重要部分,从工程应用的角度提出一种适用于任意可编程开关比例的CB设计方法.首先提出一种新颖的按列移行方法,用于给出特定约束下可编程开关的初始布局;再以可编程开关在CLB输入引脚上分布的最大信息熵为优化目标,利用模拟退火算法得到优化的CB结构.实验结果表明,与其他方法相比,该方法提高了约8%的布通率,并降低了2%~6%的面积延时积. Optimum design of topological structure for connection box (CB) is an important issue in FPGA. We propose a design method that is applicable to any proportion of switches. Firstly, a novel shifting row by column method is used to initialize the placement of the switches under certain constrains. Then the simulated annealing method is employed to maximize the information entropy of the switch distribution for the CLB input pins. The experimental results show that the proposed method obtains nearly an 8% increase in routability of CB. Moreover, it achieves a 2%-6% reduction in area-delay product.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2009年第2期203-208,共6页 Journal of Computer-Aided Design & Computer Graphics
关键词 FPGA 连线连接盒 按列移行法 信息熵 模拟退火 FPGA connection box shifting row by column information entropyl simulated annealing
  • 相关文献

参考文献11

  • 1Veenstra K. Multiplexer structures for use in making controllable interconnections in integrated circuits: United States, 5486775 [P]. 1996-01-23.
  • 2Nazarian H A, Douglass S M, Graf W A, et al. Methods for maximizing routability in a programmable interconnect matrix having less than full connectability: United States, 6243664 B1 [P]. 2001-06-05.
  • 3Zhou C L, Wu Y L, Tang W C. Use augmented connection boxes to improve FPGA performance[C]//Proceedings of International Conference on Communications, Circuits and Systems, Guilin, 2006:2469-2473.
  • 4孙劼,童家榕.层次式布线资源FPGA连线开关的设计[J].微电子学,2005,35(4):404-408. 被引量:4
  • 5Fujiyoshi K, Kajitani Y, Niitsu H. Design of minimum and uniform bipartites for optimum connection blocks of FPGA [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1997, 16(11) : 1377-1383.
  • 6Guo W M, Oruc A Y. Regular sparse crossbar concentrators [-J]. IEEETransactions on Computers, 1998, 47(3): 363- 368.
  • 7Altera Inc. Flex 10 K embedded programmable logic device family data sheet (V4.2)[OL]. [2008-03-08]. http,//www. altera, com.
  • 8Betz V, Rose J. Automatic generation of FPGA routing architectures from high-level descriptions [C] // Proceedings of the 8th International Symposium on Field Programmable Gate Array, Monterey, 2000:175-184.
  • 9Lemieux G G F. Efficient interconnection network components for programmable logic devices [D]. Toronto: University of Toronto, 2003.
  • 10Ahmed E, Rose J. The effect of LUT and cluster size on deep-submicron FPFA performance and density [C] // Proceedings of the 8th International Symposium on Field Programmable Gate Array, Monterey, 2000:3-12.

二级参考文献7

  • 1Xilinx Co. The Programmable Logic Data Book[Z].San Jose, CA. 1994.
  • 2Lai Y-T, Wang P-T. Hieraichical interconnection structures for field programmable gate arrays[J]. IEEETrans VLSI Syst, 1997, 5(2): 186-196.
  • 3Betz V, Rose J. How much logic should go in an FPGA logic block [J]. IEEE Design & Test of Computers, 1998, 15(1): 10-15.
  • 4Brown S, Khellah M, Vranesic Z. Minimizing FPGA interconnect delays [J]. IEEE Design & Test of Computers, 1996,13(4): 16-23.
  • 5Sherwani N. Algorithms for VLSI physical design automation (2nd Ed) [M]. Singapore: Kluwer Academic Publishers, 1995. 237-239.
  • 6Betz V, Rose J. VPR: A new packing, placement and routing tool for FPGA research [A]. Proc the 7th IntWorkshop on Field-Programmable Logic and Applications [C]. 1997. 213-222.
  • 7温宇杰,童家榕.针对MUX-LUT混合结构的FPGA工艺映射算法研究[J].计算机辅助设计与图形学学报,2004,16(1):98-104. 被引量:1

共引文献3

同被引文献122

  • 1Slimane-Kadi M, Brasen D, and Saucier G. A fast-FPGA prototyping system that uses inexpensive high-performance FPIC. Proc. 2nd Annual Workshop on FPGAs, Berkeley, 1994: 147-156.
  • 2Chinnery D and Keutzer K. Closing the Gap Between ASIC and Custom Tools and Techniques for High-Performance ASIC Design. Netherland: Kluwer Academic Publishers, 2002 157-158.
  • 3Altera Corporation. Hardcopy series handbook, http://www. altera.com.cn/literature/hb/hrd/hc_handbook.pdf, 2008, 9.
  • 4Kuon I and Rose J. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 203-215.
  • 5Hamdy E and McCollum J, et al.. Dielectric based antifuse for logic and memory IC. International Electron Devices Meeting Technical Digest, San Francisco, 1988: 786-789.
  • 6Birkner J and Chan A, et al.. A very-high-speed field-programmable gate array using metalto-metal antifuse programmable elements. Microelectronics Yournal, 1992, 23(7): 561-568.
  • 7Birkner J and Chua H T. Programmable array logic circuit. U.S.Patent, 4124899, 1978.
  • 8Brown S and Rose J. FPGA and CPLD architectures. A tutorial. IEEE Design and Test of Computers, 1996, 12(2): 42-57.
  • 9Frohman-Dentchkowsky D. A fully-decoded 2048-bit electrically programmable MOS ROM. IEEE International Solid State Circuits Conference Digest of Technical Papers, Philadelphia, 1971: 80-81.
  • 10Guterman D C and Rimawi L H, et al.. An electrically alterable nonvolatile memory cell using a floating-gate structure. IEEE Transactions on Electron Devices, 1997, 26(4): 576-586.

引证文献4

二级引证文献231

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部