期刊文献+

用于锁相环的低失配CMOS电荷泵设计 被引量:1

Design of a Low Current Mismatch Charge Pump for Phase-locked Loops
下载PDF
导出
摘要 设计了一种用于锁相环的低失配CMOS电荷泵电路,采用互补差分输入。互补差分管的使用有效地解决了电荷泵的时钟馈通和电荷注入等非理想现象。同时,利用自举的方法消除了电荷共享现象。在电路和版图的设计中,充分考虑了对称性对电流失配的影响。本电荷泵电路基于新加坡Chartered0.25μmN阱CMOS工艺实现,采用Candence中的Spectre仿真工具进行仿真,电源电压为3.3V。测试结果表明,在本芯片需要的各种电荷泵电流下其失配都低于0.65%。本电荷泵电路已应用于射频调谐器当中。 The design and measurement of an improved charge pump structure have been proposed in this paper and differential input was used in this cirrcuit. The usage of complementary and differential transistors has worked out the non-ideal effects of the charge pump such as the clock feed through, charge injection. Meanwhile, bootstrapping has been used for eliminating charge sharing. And, the symmetry has been carefully considered during the design of the circuit and layout. The result of the measurement has been given in this paper, it shows that the mismatch of all the charge pump current used in this chip is less than 0. 65 %. The charge pump has been designed using Chartered 0. 25 um N-Well CMOS process and simulated by the Spectre in Candence. The supply voltage is 3.3V. And this charge pump circuit has been applied in RF receiver.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2008年第4期616-620,共5页 Research & Progress of SSE
关键词 互补金属氧化物半导体 电荷泵 电流失配 电荷注入 时钟馈通 CMOS charge pump current mismatch charge injection feed through
  • 相关文献

参考文献10

  • 1Lee Tai-Cheng, Razavi Behazad. A stabilization technique for phase-locked loop[J]. IEEE Journal of Sol- id-state Circuits, 2003, 38(6): 888-894.
  • 2Juarez-Hernandez E, Diaz-Sanchez A. A novel CMOS charge pump circuit with positive feedback for PLL applications [C]. in Proc Int Conf Electron, Circuits Sys, 2001, 1:349-352.
  • 3Shu Z, Lee K L, Leung B H. A 2.4-GHz ring-oscillator-based CMOS frequency synthesizer with a fractional divider dual-PLL architecture [J]. IEEE J Solid-state Circuits, 2004, 39(3) :452-462.
  • 4Hoi Young-Shig, Han Dae-Hyun. Gain-boosting charge-pump for current matching in phase-locked Loop [J], IEEE Transactions on Circuits and Systems, 2006, 53(10):1 022-1 025.
  • 5Halil Arshak. Improved charge pump for reduced clock feed through and charge sharing suppression [C]. Proceedings of the Fifth IEEE International Caracas Conference on Devices, Circuits and Systems, Dominican Republic, 2004, 1 : 192-194.
  • 6Parker J F, Weinlader D. A 15 mW 3. 125GHz PLL for serial backplane transceivers in 0.13 um CMOS [C]. in Proc Int Solid-state Circuits Conf, 2005:412- 413.
  • 7Chang Robert C, Kuo Lung-Chih. A new low-voltage charge pump circuit for PLL[C]. Proceedings of the 2000 IEEE International Symposium on Circuits and Systems, 2000, 5:701-704.
  • 8Rhee W. Design of high-performance CMOS charge pumps in phases-locked loops [C]. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, 1999, 2: 545-548.
  • 9Cheng Shanfeng, Tong Haitao. Design and analysis of an ultrahigh-speed glitch-Free fully differential charge pump with minimum output current variation and accurate matching [J]. IEEE Transactions on Circuits and Systems, 2006, 53(9) :843-847.
  • 10Hieu Ngo Trong, Lee Tae-Woo. A perfectly current matched charge pump of CP-PLL for chip-to-chip optical link[C]. CLEO/Pacific Rim 2007.

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部