期刊文献+

工艺随机扰动下非均匀RLC互连线串扰的谱域方法分析 被引量:4

Spectral Method for Analysis of Crosstalk of Non-uniform RLC Interconnects in the Presence of Process Variations
下载PDF
导出
摘要 考虑工艺随机扰动对互连线传输性能的影响,建立了互连线随机扰动模型,提出了一种基于谱域随机方法的互连线串扰分析新方法.该方法将具有随机扰动的耦合互连线模型在线元分析阶段进行解耦,分别采用随机伽辽金方法(SGM)和随机点匹配方法(SCM)进行串扰分析.最后,利用复逼近给出工艺随机扰动下互连线串扰噪声的解析表达式.实验结果表明本文方法不仅可以对工艺随机扰动下的非均匀耦合互连线串扰进行有效估计,相较于SPICE仿真还具有更高的计算效率. The process variations have an impact on the analysis of interconnects.Considering the impact,the model with process variation is proposed and a spectral stochastic method based analysis method for interconnect crosstalk is presented.Coupled interconnects with process variations are decoupled when analyzing the interconnect segments.Then the crosstalk is analyzed by Stochastic Galerkin Method(SGM)and Stochastic Collocation Method(SCM)respectively.Finally,the expression of crosstalk noise is obtained by complex approximation method.Experimental results demonstrate that the proposed analysis method not only evaluates the crosstalk noise of non-uniform coupled interconnects effectively but also shows good computational efficiency
出处 《电子学报》 EI CAS CSCD 北大核心 2009年第2期398-403,共6页 Acta Electronica Sinica
关键词 工艺随机扰动 谱域随机方法 随机伽辽金方法 随机点匹配方法 串扰噪声 process variations spectral stochastic method Stochastic Galerkin Method Stochastic Collocation Method crosstalk noise
  • 相关文献

参考文献12

  • 1Agarwal K, Sylvester D, et al. Modeling and analysis of crosstalk noise in coupled RLC interconnects[J]. IEEE Transactions on Computer Aided Design,2006,25(5):892-901.
  • 2Banerjee K, Mehrotra A. Analysis of on-chip inductance effects for distributed RLC interconnects [ J ]. IEEE Transactions on Computer Aided Design, 2002,21 ( 8 ) : 904 - 915.
  • 3Jun Chen, Lei He. A decoupling method for analysis of coupled RLC interconnects[ A ]. International Great Lakes Symposium on VLSI[ C] .New York: ACM,2002.41 -46.
  • 4Ajami A H, Banerjee K, et al. Modeling and analysis of non-uniform substrate temperature effects on global ULSI interconnects[J]. IEEE Transactions on Computer Aided Design,2005, 24(6) :894 - 861.
  • 5Qinwei Xu,Mazumder P,et al.Modeling of non-uniform interconnects by using differential quadrature method[ A]. The 14th International Conference on VLSI Design [ C ]. India: IEEE Computer Society, 2001. 327 - 332.
  • 6Janet Wang,Praveen Ghanta,et al. Stochastic analysis of interconnect performance in the presence of process variations[ A]. International Conference on Computer Aided Design[ C]. California: IEEE/ACM, 2004. 880 - 886.
  • 7郝跃,荆明娥,马佩军.VLSI集成电路参数成品率及优化研究进展[J].电子学报,2003,31(z1):1971-1974. 被引量:8
  • 8张瑛,Janet M Wang,肖亮,吴慧中.工艺参数随机扰动下的传输线建模与分析新方法[J].电子学报,2005,33(11):1959-1964. 被引量:14
  • 9Ghanta P, Vmdhula S, et al. Stochastic power grid analysis considering process variations[A]. Design,Automation and Test in Europe[ C]. Germany: IEEE Computer Society,2005.2 - 9.
  • 10Kumar S, Li J, Talarico C, et al. Aprobabilistic collocation method based statistical gate delay model considering process variations and multiple input switching[A]. Design, Automation and Test in Europe[C]. Germany: IEEE Computer Society, 2005.770 - 775.

二级参考文献27

  • 1郝跃,荆明娥,马佩军.VLSI集成电路参数成品率及优化研究进展[J].电子学报,2003,31(z1):1971-1974. 被引量:8
  • 2钟万勰.暂态历程的精细计算方法[J].计算结构力学及其应用,1995,12(1):1-6. 被引量:174
  • 3[4]International Technology Roadmap for Semiconductors 2002 update[ DB/OL ]. tech. Rep, Semiconductor industry association. http://public. itrs. net.
  • 4[5]Jess J. Parametric yield estimation for deep sub-micron VLSI circuits,integrated circuits and systems design[ A]. Proceedings. 15th Symposium on[C]. Porto Allegre, Brazil, 2002. (15) .387 - 388.
  • 5[6]J W Bandler, Chen S H. Circuit optimization:the state of the art [ J ].IEEE Trans Microwave Theory and Techniques, 1988, 36 ( 2 ): 424 -443.
  • 6[7]Martin haugh. Variance reduction (Ⅲ): Important Sampling, Monte Carlo simulation[ DB/OL]. IEOR E4703,2003. http://www. columbia. edu/~ mh2078/MCSspring03/notes09. pdf.
  • 7[8]Keramat M, Kielbasa R. Worst case efficiency of Latin hypercube sampling Monte Carlo (LHSMC) yield estimator of electrical circuits[ A ].Circuits and Systems, IEEE International Symposium[ C ]. Hong Kong,1997.3.1660 - 1663.
  • 8[9]Stephen W Director, Gary D Hachtel. Computationally efficient yield estimation procedures based on simplicial approximatio[ J]. IEEE Trans on CAS, 1978,25(3):121 - 129.
  • 9[10]Hany L Abdel-Malek, Abdel-karim S O Hassan. A boundary gradient search technique and its application in design centering [ J ]. IEEE Trans on CAD,1999,18(11): 1654- 1661.
  • 10[11]Say Wei Foo, Yu Lin. Hybrid method of tolerance design[ A]. Electronics, Circuits and Systems, Proceedings of ICECS' 99 [ C ]. Pafos,Cyprus, 1999.1.557 - 560.

共引文献19

同被引文献20

引证文献4

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部