期刊文献+

嵌入式DSP系统中SDF模型的层次化存储优化方法

Hierarchical Memory Optimization of Synchronous Data Flow Programs for Embedded DSP Systems
下载PDF
导出
摘要 在同步数据流模型(SDF)描述的嵌入式数字信号处理(DSP)系统中,计算体单一出现调度(SAS)算法对于存在反馈环和数据密集处理的应用不可解或内存优化效果很差.文中提出了将SAS和Non-SAS类型调度算法相结合的层次化的存储优化方法,定义了数据密集分量和强连通分量来描述环和数据密集处理结构,并依据数据优先消耗原则设计了启发式的Non-SAS调度算法对分量进行存储优化.该方法适用于任意SDF模型,并有良好的存储优化效果.实验结果证明了其有效性. In the embedded DSP systems represented as synchronous data flow (SDF), the single appearance schedules (SAS) scheduling algorithms do not always have solutions or optimized memory for those applications with feedback loops or data dense structures. In this paper a hierarchical optimized memory method, which combines the SAS scheduling sequence with Non-SAS scheduling sequence, is proposed to solve the optimized memory problem. In the method, data dense sub graph and strongly connected sub graph are defined for data dense structures and loops, and by the principle of consuming tokens first, a Non-SAS heuristic algorithm is designed for optimized memory of these sub graphs. The method is available for an arbitrary SDF graph, and has good optimized memory. Experimental results validate the proposed method.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2009年第3期362-368,共7页 Journal of Computer-Aided Design & Computer Graphics
基金 国家“八六三”高技术研究发展计划(2006AA010201)
关键词 嵌入式系统 同步数据流 存储优化 调度序列 embedded system synchronous dataflow memory optimization scheduling sequence
  • 相关文献

参考文献11

  • 1Lee E A, Messerschmitt D G. Static scheduling of synchronous data flow programs for digital signal processing [J]. IEEE Transactions on Computers, 1987, C-36(1) : 24- 35
  • 2Murthy P K, Bhattacharyya S S, Lee E A. Joint minimization of code and data for synchronous data flow programs [J]. Journal of Formal Methods in System Design, 1997, 11(1): 41-70
  • 3Murthy P K, Bhattacharyya S S, Lee E A. Minimizing memory requirements for chain -structured synchronous dataflow programs [C] //Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), Adelaide, 1994, Ⅱ: 453-456
  • 4Bhattacharyya S S, Murthy P K, Lee E A. Optimal parenthesization of lexical orderings for DSP block diagrams [C] //Proceedings of the International Workshop on VLSI Signal Processing, Osaka, 1995:177-186
  • 5Bhattacharyya S S, Murthy P K, Lee E A. APGAN and RPMC: complementary heuristics for translating DSP block diagrams into efficient software implementations [J]. Design Automation for Embedded Systems Journal, 1997, 2 (1) : 33- 60
  • 6Teich J, Zitzler E, Bhattacharyya S. Buffer memory optimization in DSP applications an evolutionary approach [C] //Proceedings of Parallel Problem Solving from Nature, Amsterdam, 1998: 885-894
  • 7Bhattacharyya S S, Lee E A. Looped schedules for dataflow descriptions of multirate signal processing algorithms [J]. IEEE Transactions on Signal Processing, 1994, 5(3): 183- 205
  • 8Hsu C -J, Bhattacharyya S S. Cycle-breaking techniques for scheduling synchronous dataflow graphs [R]. College Park: University of Maryland, 2007
  • 9Liao Y, Zhu X Y, Guo L. Model-based development environments for multiprocessor DSP application [OL]. (2007-06-05)[2008-05-17]. http://www. nfschina.com/web/ guest/modex
  • 10Pino J L, Bhattacharyya S S, Lee E A. A hierarchical multiprocessor scheduling framework for synchronous dataflow graphs [R]. Berkeley: University of California, 1995

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部