期刊文献+

密码电路防差分功耗攻击的晶体管级解决方案

Solution of Cryptographic Circuit Based on Transistor Level against DPA Attacks
下载PDF
导出
摘要 密码算法被硬件实现时会泄露一些旁路信息,如功耗等。差分功耗分析(DPA)就是利用功耗进行攻击的、最有效的旁路攻击方法。目前有很多的防DPA方法都是基于算法级的,都要改变原来的加密算法。本文提出一种新的防止DPA的方法,通过增加一个晶体管级电路控制功耗,不改变原来的加密算法,但是能有效地防御DPA攻击。 The hardware implementation of cryptographic algorithms may leak many side-channel information, as power consumption etc. The Difference Power Analysis (DPA) is the most efficient side-channel attack by analysis power consumption. Some algorithmic countermeasures have been proposed, but most of them rely on the modification at the algorithm level. This paper propose a novel methyl against DPA, by adding an transistor level circuit to control power consumption, without any algorithmic modification., making a DPA attack a very difficult task.
出处 《微计算机信息》 2009年第9期94-95,共2页 Control & Automation
基金 基金申请人:靳济方 基金颁发部门:中央办公厅信息安全与保密基金项目(编号不公开)
关键词 差分功耗 掩模 电流镜像 DPA mask current mirror
  • 相关文献

参考文献6

  • 1P. Kocher, J. Jaffe, and B. Jun, "Differential Power Analysis," Proceedings of Advances in Cryptography (CRYPTO '99), 1999, pp. 388-397.
  • 2齐悦,李涵,辛茹,王沁.一种功耗优化的均衡器结构设计[J].微计算机信息,2007,23(35):266-267. 被引量:1
  • 3Goubin, L., Patarin, J. "DES and Differential Power Analysis - The "duplication" method". Cryptographic Hardware and Embedded Systems - CHES 1999. Lecture Notes in Computer Science, Vol. 1717, Springer, ISBN: 3-540-66646-X. Pp 158-172, 1999.
  • 4Trichina, E., De Seta, D. Et al. "Simplified Adaptive Multiplicative Masking for AES". Cryptographic Hardware and Embedded Systems - CHES 2002. Lecture Notes in Computer Science, Vol. 2523, Springer, ISBN: 3-540-00409-2. Pp 187-197, 2003.
  • 5T. Popp, S. Mangard “Masked Dual-Rail Pre-charge Logic: DPA Resistance without the Routing Constraints,” CHES, pp. 172-186, 2005.
  • 6Goubin, L., Patarin, J. "DES and Differential Power Analysis-The “duphcation” method ". Cryptographlc Hardware and Embe - ded Systems - CHES 1999. Lecture Notes in Computer Science, Vol. 1717, Springer, ISBN: 3-540-66646-X. pp 158-172, 1999.

二级参考文献5

  • 1万国峰,董昱.一种基于实时处理的数字滤波器快速算法[J].微计算机信息,2004,20(12):53-54. 被引量:2
  • 2A.Chandrakasan , R.W.Brodersen. Minimizing power consumption in digital CMOS circuits[J]. Proceedings of the IEEE,vol.83,no. 4,pp.498-523,April 1995.
  • 3Zhan Yu, Meng-Lin Yu, Azadet, K, A low power adaptive filter using dynamic reduced 2's-complement representation, Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 141- 144, 2002
  • 4Wonyong Sung, Youngho Ahn, Eunjoo Hwang, VLSI implementation of an adaptive equalizer for ATSC digital TV recervers, IEEE Workshop on Signal Processing Systems, Aug.2003
  • 5Dukel B., Rizkalla M.E., Salama P., Implementation of pipelined LMS adaptive filter for low-power VLSI applications, The 2002 45th Midwest Symposium on Circuits and Systems, Vol. 2, pp.533- 536, 2002

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部