期刊文献+

FPGA动态局部重构技术研究进展 被引量:4

Survey of Research on FPGA-Based Partial Reconfiguration Technology
下载PDF
导出
摘要 基于现场可编程门阵列(FPGA)动态可重构系统可以实时重构硬件,提高计算的灵活性、自适应能力以及自优化能力。使用局部动态重构不仅能够保证重构过程中主系统的正常实时运行,而且可以减少重构过程的时间。然而,现有的基于FPGA的平台往往受到各种物理限制使得局部动态重构实施过程变得困难。文章介绍了目前FPGA动态局部重构技术面临的各种问题和解决方案,并对该技术的发展趋势给出了展望。 Dynamically reconfigurable FPGA-based systems offer a new kind of flexibility such as ondemand computing, self-adaptation and self-optimization capabilities by restructuring the hardware at run-time. Using partial dynamic reconfiguration allows the main system to run uninterrupted during the reeonfiguration process in addition to the reduced time for the reconfiguration process. However, existing FPGA-based platforms are hampered by physical restrictions limiting the practicability of partial reconfiguration. This paper gives a detailed introduction to the problems and solutions of FPGA-based partial reeonfiguration technology and future work in the research field is also pointed out.
出处 《信息工程大学学报》 2009年第1期98-101,105,共5页 Journal of Information Engineering University
基金 国家863计划资助项目(2008AA01A323)
关键词 重构 现场可编程门阵列 总线宏 可重构多总线 交叉开关矩阵 reconfiguration FPGA ( field programmable gate array) bus macro RMB ( reconfigurable multiple bus) crossbar
  • 相关文献

参考文献10

  • 1Becker J, Huebner M, Ullmann M. Power estimation and power measurement of Xilinx Virtex FPGAs: trade-offs and limitations[ C ]//16th Symposium on Integrated Circuits and Systems Design (SBCCI). Tokyo : Japan,2003. 9: 283-288.
  • 2Emmert J, Stroud C, Skaggs B, et al. Dynamic fault tolerance in FPGAs via partial reconfiguration [ C ]//2000 IEEE Symposium on Field-Programmable Custom Computing Machines. Napa : USA ,2000 : 165 - 174.
  • 3Vassiliadis S, Wong S, Gaydadjiev G, et al. The MOLEN polymorphic processor [ J]. IEEE Transactions on Computers, 2004, 53(11) : 1363 - 1375.
  • 4Lopez Buedo S, Garrido J, Boemo E. Dynamically inserting, operating, and eliminating thermal sensors of FPGA-based systems [ J ]. IEEE Transactions on Components and Packaging Technologies, 2002, 25 (4): 561 - 566.
  • 5Celoxica Ltd. RC2000 Development Board [ EB/OL ]. [2006 - 12 -01 ]. http://www, celoxica, com/product/ boards/rc2000, asp.
  • 6Lysaght P, Blodge B, Mason J, et al. Enhanced architectures, design methodologies and cad tools for dynamic reconfiguration of Xilinx FPGAs [ C ]//Proceedings of 16th International Conference on Field Programmable Logic and Applications ( FPL06). Madrid : Spain ,2006 : 1 -6.
  • 7Ahmadinia A, Ding J, Bobda C, et al. Design and implementation of reconfigurable multiple bus on chip ( RM- BoC) [ R]. University of Erlangen-Nuremberg, Hard- ware-Software-Co-Design, 2004.2.
  • 8Steiger C, Walder H, Platzner M, et al. Online scheduling and placement of real-time tasks to partially reconfigurable devices [ C ]//Proceedings of the 24th International Real-Time Systems Symposium. Cancun: Mexico, 2003 : 224 - 235.
  • 9Bobda C, Majer M, Ahmadinia A, et al. Increasing the flexibility in FPGA-based reconfigurable platforms: The Erlangen Slot Machine [ C ]//Proceedings of the IEEE Conference on Field-Programmable Technology (FPT). Singapore,2005 : 37 - 42.
  • 10Bobda C, Majer M, Ahmadinia A, et al. The Erlangen Slot Machine: A highly flexible FPGA-based reconfigu- rable platform [ C ]//Proceeding IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). Napa:USA,2005: 319-320.

同被引文献12

引证文献4

二级引证文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部