期刊文献+

单片机总线上多时钟域下数据传递的可靠性研究 被引量:1

Reliability of data transfer in multiple-clock-domain on single chip microcontroller bus
下载PDF
导出
摘要 对单片机总线上多时钟域下数据传递的可靠性进行研究,阐述了使用寄存器锁存电路、多级锁存电路2种方法解决多时钟域下数据传递可靠性时存在的问题,提出了采用4级锁存并判断跳变沿的方式能确保多时钟域下数据可靠传递的方法,具有很高的应用价值. The reliability of data transfer was studied in multiple-clock-domain on single chip microcontroller bus. The deficiencies of two methods, register clock out circuit and multi-level lock out circuit, which used to promote the data transfer reliability in multiple-clock-domain, were described. The four-level lock out circuit and an edge trigger circuit method was put forward, and the results were shown that it was able to guarantee reliable data transfer and this method was high practical.
出处 《湖北大学学报(自然科学版)》 CAS 北大核心 2009年第1期39-43,共5页 Journal of Hubei University:Natural Science
基金 湖北省教育厅优秀中青年人才基金(Q20083103)资助
关键词 多时钟域 异步电路设计 亚稳态 multiple clock domain asynchronous circuit design metastability
  • 相关文献

参考文献7

  • 1徐翼,郑建宏.异步时钟域的亚稳态问题和同步器[J].微计算机信息,2008,24(5):271-272. 被引量:26
  • 2梁晓莹 岳洪伟.ASIC的异步FIFO的实现.微计算机信息,2005,8(1):21-23.
  • 3钱光明,方淼荣.亚稳态处理模式和时基对准问题[J].计算机工程与应用,2003,39(18):108-110. 被引量:4
  • 4Kursun V. Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor[J]. IEEE Trans: VLSI Systems, 2003,11(3):514-522.
  • 5Ciletti M D. Advanced digital design with the version HDL[M]. London: Prentice Hall,2002.
  • 6虞惠华,汤庭鳌,来金梅,孙承绶.专用集成电路[M].北京:电子工业出版社,2004.479-450.
  • 7Magklis G, Albonesi D H. Dynamic frequency and voltage scaling for a multi-clock-domain microprocessor[J]. IEEE Mierotoptik, 2003, 23 (6): 62-67.

二级参考文献11

  • 1[1]Michael D.Ciletti.Advanced Digital Design with the Verilog HDL.电子工业出版社:
  • 2[3]Michael John Sebastian Smith.Application-Specific Integrated Circuits.电子工业出版社;
  • 3W S VanScheik,R F Tinder.High Speed Extemally Asynchronous/ Internally Clocked Systems[J].IEEE Trans Computers, 1997 ;46(7) : 824-829.
  • 4M Afghahi,C Svenssion.Performance of Synchronous and Asynchronous Schemes for VLSI Systems[J].IEEE Trans Computers,1992;41(7): 858-872.
  • 5F U Rosenberger,C E Monlar,T J Chaney et al.Q-Modules:Intemally Clocked Delay-Insensitive Modules[J].IEEE Trans Computers,1988- 37(9) : 1005-1018.
  • 6Allen E Sjogren,Chris J Myers.Interfacing Synchronous and Asynchronous Modules Within a High-Speed Pipeline[J].IEEE Trans VLSI Systems, 2000; 8 (5) :573-583.
  • 7D J Kinniment,J V Woods.Synchronization and Arbitration Circuits in Digital Systems[J].Proc IEE, 1976; 123(10) :961-966.
  • 8Jacqueline Walker,Antonio Cantoni.A New Synchronizer Design[J]. IEEE Trans Computers, 1996 ;45 ( 11 ) : 1308- 1311.
  • 9F Robin,G Privat,N Van Den Bossche.Functionally asynchronous array processor for morphological filtering of grey scale images[J].IEE Proc Comput Digit Tech, 1996; 143(5) ;273-281.
  • 10H R Simpson.New algorithms for asynchronous communication[J].IEE Proc Comput Digit Tech, 1997; 144(4) :227-231.

共引文献30

同被引文献13

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部