期刊文献+

同步数据流模型调度序列的空间优化

Memory optimization for static scheduling of Synchronous Data Flow pro-grams
下载PDF
导出
摘要 提出了一种嵌入式DSP系统的存储优化方法。该方法基于同步数据流模型SDF(Synchronous Data Flow)。针对其他优化算法不适用于存在反馈环的同步数据流模型的问题,该方法为反馈环的空间优化设计实现了启发式的调度算法,并提出了将SAS(Single Appearance Schedules)和Non-SAS类型调度序列相结合的层次化的空间优化方案,为同步数据流模型调度序列的空间优化提供一个通用的解决方案。实验结果证实了该方案的有效性。 A method for reducing memory requirements of embedded DSP systems is proposed.The method basing on SDF(Synchronous Data Flow) performs all of the scheduling at compile time by means of periodic schedules.Because the SAS(Single Appearance Schedules) scheduling sequence of optimized code memory is not always available for those SDF graph with feedback loop.This method designs a Non-SAS heuristic algorithm for optimizing memory of feedback loops,and then introduces a hierarchical optimized memory way,which combines the SAS scheduling sequence with Non-SAS,to solve the optimized memory problem for SDF graph with loops.Experimental results prove the validity of the proposed method.
出处 《计算机工程与应用》 CSCD 北大核心 2009年第3期198-201,共4页 Computer Engineering and Applications
基金 国家高技术研究发展计划(863)(No.2006AA010201)~~
关键词 嵌入式系统 同步数据流 调度序列 存储优化 反馈环 embedded system Synchronous Data Flow(SDF) scheduling sequence memory optimization feedback loop
  • 相关文献

参考文献10

  • 1Edward A L.Static scheduling of synchronous data flow programs for digital signal processing[J].IEEE Transactions on Computers, 1987,36( 1 ) : 24-35.
  • 2Praveen K,Shuvra S B,Edward A L.Joint minimization of code and data for synchronous data flow programs[J].Journal of Formal Methods in System Design, 1997,11 ( 1 ) :41-70.
  • 3Praveen K M,Shuvra S B,Edward A L.Minimizing memory requirements for chain-structured synchronous dataflow programs[C]// Proceedings of IEEE Int Conf on Acoustics,Speech and Signal Processing(ICASSP),Adelaide, 1994,2:453-456.
  • 4Shuvra S B,Praveen K M,Edward A L.Optimal parenthesization of lexical orderings for DSP block diagrams[C]//Proceedings of the International Workshop on VLSI Signal Processing,Osaka, 1995:177-186.
  • 5Shuvra S B,Praveen K M,Edward A L.APGAN and RPMC:complementary heuristics for translating DSP block diagrams into efficient software implementations[J].Design Automation for Embedded Systems Journal, 1997,2( 1 ) : 33-60.
  • 6Jurgen T,Eckart Z,Shuvra B.Buffer memory optimization in DSP applications an evolutionary approach[C]//Proceedings of Parallel Problem Solving from Nature-PPSN V,Amsterdam, 1998:885-894.
  • 7Chia J H,Shuvra S B.Cycle-breaking techniques for scheduling synchronous dataflow graphs[R].Maryland:Institute for Advanced Computer Studies, University of Maryland, 2007.
  • 8Shuvra S B,Edward A L.Looped schedules for dataflow descriptions of multirate signal processing algorithms[J].IEEE Trans on Signal Processing, 1994,5 (3) : 183-205.
  • 9Jose L P,Shuvra S B,Edward A L.A hierarchical multiprocessor scheduling system for DSP applications[C]//Proceedings of the IEEE Asilomar Conference on Signals,Systems and Computers,CA, 1995,1 : 122-126.
  • 10廖渊,朱雪阳,郭亮.模型化多核DSP应用开发环境[EB/OL].(2007-06-05).[2008-05-17].http://www.nfsehina.com/web/guest/modex.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部