期刊文献+

应用于片上网络的双通道路由器 被引量:3

Two-Channel Router for Networks-on-Chip
下载PDF
导出
摘要 提出了一种新颖的应用于片上网络的双通道路由器,该路由器使用分开的数据包通道和控制包通道,能够在相同的约束下达到更好的性能。通过对随机通信流和MPEG-4通信流的仿真,可知双通道路由器系统中两种传输包不会相互影响,且相比于传统的单通道路由器和虚通道路由器,使用双通道路由器可以达到更好的吞吐量和平均延时性能。每个路由器的电路规模仅为2.05万门,在SMIC0.13μmCMOS工艺下,综合面积仅需0.103mm2。 A novel and efficient two-channel router using separate data and control packet channels is proposed for networks-on-chip. The new scheme is compared with the traditional signal-channel and virtual-channel routers under the same traffic conditions and constraints. The simulation results show that the proposed router performs better in terms of throughput and average delay. The gate count of the router is only 20 500, and the router area after synthesis is 0.103 mm^2 under SMIC 0.13 μm CMOS process technology.
出处 《电子科技大学学报》 EI CAS CSCD 北大核心 2009年第2期309-312,316,共5页 Journal of University of Electronic Science and Technology of China
基金 国家自然科学基金(60425413)
关键词 片上网络 包交换 路由器 双通道 networks-on-chip packet switch router two-channel
  • 相关文献

参考文献9

  • 1高明伦,杜高明.NoC:下一代集成电路主流设计技术[J].微电子学,2006,36(4):461-466. 被引量:31
  • 2常政威,谢晓娜,熊光泽.片上网络拓扑结构[J].计算机应用,2007,27(11):2847-2850. 被引量:4
  • 3KUMAR S, JANTSCH A, MILLBERG M, et al. A network on chip architecture and design methodology[C]// ISVLSI'02. Pittsburgh: IEEE, 2002: 105-112.
  • 4GOOSSENS K, DIELISSEN J, RADULESCU A. AEthereal network on chip: concepts, architectures, and Implementations[J]. IEEE Design and Test of Computers, 2005, 22(5): 414-421.
  • 5BOLOTIN E, CIDON I, GINOSAR R, et al. QNoC: QoS architecture and design process for network on chip[J]. Journal of Systems Architecture, 2004, 50(2-3): 105-128.
  • 6DALLY W J. Virtual-channel flow control[J]. IEEE Transactions on Parallel and Distributed Systems, 1992, 3(2): 194-205.
  • 7VAN D T E B, JASPERS E G T. Mapping of MPEG-4 decoding on a flexible architecture platform[C]// Proceedings of SPIE. San Jose: SPIE, 2001: 1-13.
  • 8岳培培,刘建,SHEIKH Anjum,陈杰.NoC映射问题中的列举路径分配算法[J].电子科技大学学报,2008,37(1):54-57. 被引量:3
  • 9SIA. International technology roadmap for semiconductors (2007 edition)[DB/OL]. [2007-12-31]. http://public.itrs.net/.

二级参考文献54

  • 1高明伦,杜高明.NoC:下一代集成电路主流设计技术[J].微电子学,2006,36(4):461-466. 被引量:31
  • 2ITRS.International Technology Roadmap for Semiconductors[EB/OL].http://public.itrs.net.2003.
  • 3ITRS.International Technology Roadmap for Semiconductors[EB/OL].http://public.itrs.net.1999.
  • 4Tully J,Gordon R,Bruederle S,et al.Hype cycle for semiconductors,2004[R].Gartner research's Technical Report,2004.ID Number:G00120909:2-3.
  • 5Benini L,De Micheli G.Networks on chips:a new SoC paradigm[J].Computer,2002,35(1):70-78.
  • 6Jerraya A,Wolf W,eds.Multiprocessor systems-on-chips[M].San Francisco,Morgan Kaufman / Elsevier,2004.
  • 7Hemani A,Jantsch A,Kumar S,et al.Network on chip:an architecture for billion transistor era[A].Proc IEEE NorChip Conf[C].Turku,Finland.2000.166-173.
  • 8Guerrier P,Grenier A.A generic architecture for on-chip packet-switched interconnections[A].Des Autom and Test in Euro Conf[C].Paris,France.2000.250-256.
  • 9Pham D.The design and implementation of a first-gen-eration CELL processor[A].Int Sol Sta Circ Conf[C].San Francisco,CA,USA.2005.184-185.
  • 10Glossner G.The sandbridge sandblaster SB3000 multithreaded CMP platform[A].5th Int Forum Appl Spec Multi-Processor SoC[C].Relais de Margaux,France.2005.18-23.

共引文献34

同被引文献30

  • 1顾华玺,刘增基,王琨,谢启明.Torus网络中分布式自适应路由算法[J].西安电子科技大学学报,2006,33(3):352-358. 被引量:11
  • 2付方发,张庆利,王进祥,喻明艳,孙玉峰.支持多种流量分布的片上网络性能评估技术研究[J].哈尔滨工业大学学报,2007,39(5):830-834. 被引量:8
  • 3Fayez Gebali, Haytham Elmiligi, M. Watheq E1-Kharashi, Networks-on-chips : theory and practice,2009.
  • 4David E.Culler, Jaswinder Pal Singh,Anoop Gupta, Parallel Computer Architecture,2002,58-73.
  • 5W. Dally and B. Towles. Route packets , not wires : onchip interconnection networks[J] . Proc. the Des- ignAutomation Conference, Las Vegas, NV, 2001, 41 (4) : 684 -689.
  • 6Mikael Millberg, Erland Nilsson, Rikard Thid, et ak The Nostrum backbone - a communication protocol stack for networks on chip[C]. In Proceedings of the VLSI Design Conference, Mumbai, India, January 2004 : 693-696.
  • 7J.Duato,s.Yalamanchili,LNi.并行计算机互连网络技术——一种工程方法[M].谢伦国,等译.北京:电子工业出版社,2004.
  • 8M. Dehyadgari,M. Nickray, A. Afzali-kusha, Z. Navabi: Evaluation of Pseudo Adaptive XY Routing Using an Object OrientedModel for NOC[C]. The 17th International Conference on Microelectronies, December 2005 : 13-15 .
  • 9Glass C J, Ni L M. The turn model for adaptive routing[J]. Journal of the ACM (JACM). 1994, 41(5): 874-902.
  • 10J. Hu, tL Marculescu. DyADSmart Routing for Networks-on-Chip Proceedings[C], 41st Design Auto- mation Conference, 2004 : 260-263.

引证文献3

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部