期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

基于四线逼近法的DDFS高压缩比算法

A DDFS Design with High Compression Ratio Based on QLA
下载PDF
导出
摘要 为了提高直接数字频率合成(DDFS)技术的资源利用率,文中结合三角对称、泰勒多项式逼近和四线逼近原理,给出相位至幅度映射表的压缩算法的数学模型.以增加4个加法器为代价,使压缩比提高到128∶1,并利用LabView计算工具对整个算法进行了建模、优化和验证.仿真表明:映射表采用该算法设计的DDFS最大信号波形失真度为0.38656%,最大幅度量化误差小于同类算法. An improved virtual direct digital frequency synthesizer （DDFS） architecture is presented. By employing sine/ cosine symmetry method, Taylor-series approximation method, and quad line approximation method （QLA）, a further compression ratio of 128 is obtained. The architecture is realized by Laboratory Virtual Instrument Engineering Work- bench （LabVIEW） and it is better for high- speed apptications. The improved architecture is successfully achieved a more accuracy DDFS with 0. 38656% maximum total distortion.
作者 郑飞雁 吴畅 王豪才 兰中文
机构地区 电子科技大学微电子与固体电子学院
出处 《微电子学与计算机》 CSCD 北大核心 2009年第4期36-39,共4页 Microelectronics & Computer
关键词 DDFS 泰勒多项式逼近 四线逼近法 压缩比 LABVIEW DDFS Taylor-series approximation QLA compression ratio LabVIEW
分类号 TM930 [电气工程—电力电子与电力传动]
  • 相关文献

参考文献8

  • 1Tiemey J, Rader C M, Gold B. A digital frequency synthesizer[J]. IEEE Transon Audio and Electro- acoustics, 1971,19(1) :48 - 57.
  • 2刘晨,王森章.直接数字频率合成器的设计及FPGA实现[J].微电子学与计算机,2004,21(5):63-65. 被引量：36
  • 3木霄易,刘丽蓓,邵丙铣.一种高性能低功耗直接数字频率合成器的设计[J].微电子学与计算机,2007,24(1):45-48. 被引量：3
  • 4Bellaouar A, O' brecht M S, Fahim A M, et al. Low power direct digital frequency synthesis for wireless communications [J]. IEEE Solid- State Circuits, 2000(35): 385- 390.
  • 5Nicholas H T, Samueli H, Kirn B. The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects[ C]//Proc. 42th Annu. Frequency Control Symp. USA: Baltimore, 1998:357 - 363.
  • 6Shyuan Liao, Liang - Gee Chen. A low - power low - voltage direct digital frequency synthesizer[ C]//Proc. Int Symp. VLSI Systems, Technology and Application [S. L], 1997:265 - 296.
  • 7Maoliu Lin, Qinghua Xu, Xiaohui Qi. Quadrature direct digital frequency sythesizers with super high memory compression ratio and its parameter optimization[ C ]//Wireless/Mobile Communications & Signal Processing for Communication, Proceedings of ISCIT2005. Beijing: IEEE, 2005 : 1134 - 1137.
  • 8Zhao Xin, Qi Juan, Tu Bi - hai, et al. Design parallel direct digital frequency synthesizer using interpolation and QLA technology[C]//Proc. 8th Annu. International Conference on Signal Processing. China: Guilin, 2006.

二级参考文献13

  • 1Vadlamani, S, Mahmoud, W. Comparison of CORDIC algorithm implementations on FPGA families, System Theory,2002. Proceedings of the Thirty-Fourth Southeastern Symposium on, 2002.
  • 2Romero-Troncoso, R de J. Espinosa-Flores-Verdad, G, Algorithm for phase accumulator synthesis for applications in DDS, Design of Mixed-Mode Integrated Circuits and Applications, 1999, Third International Workshop on, 1999.
  • 3Sodagar, A M, Roientan, G. A novel architecture for ROMless sine-output direct digital, frequency synthesizers by using the 2nd-order parabolic approximation, Frequency Control Symposium and Exhibition, 2000. Proceedings of the 2000 IEEE/EIA International, 2000.
  • 4J M P Langlois,D Al Khalili.Hardware optimized direct digital frequency synthesizer architecture with 60 dBc spectral Purity.IEEE International Symposium on ISCAS Circuits and Systems,May 2002,5:361～364
  • 5J M P Langlois,D Al Khalili.Novel approach to the design of direct digital frequency synthesizers based on linear interpolation.IEEE Transactions on Circuits and Systems Ⅱ:Analog and Digital Signal Processing,Sept,2003,50(9):567～578
  • 6R K Kolagotla,W R Griescbach.VLSI implementation of a 350MHz 0.35 μm 8 bit Merged Squarer.Electron.Lett.,1998,34(1):47～48
  • 7C S Wallace.A suggestion for a fast multiplier.IEEE Trans.Electron Computer,1964,13(2):14～17
  • 8A G M Strollo,N Petra,D De Caro,E Napoli.Fixed-width multipliers with dual-tree error compensation.Proc.16th Eur.Confe.Circuits Theory Design (ECCTD'03),Sep,2003
  • 9F Curticvapean,K I Palomaki,J Niittylahti.Direct digital frequency synthesizer with high memory compression ratio.electron.Lett.,Oct.2001,37(21):1275～1277
  • 10A Madisetti,A Y Kwentus,A N Willson.A 100-MHz 16-bit direct digital frequeacy synthesizer with a 100-dBcspurious free dynamic range.IEEE Journal of Solid State Circuits,Aug,1999,34(8):1034～1043

共引文献37

微电子学与计算机
2009年 第4期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部