期刊文献+

基于FPGA及嵌入式CPU(NiosⅡ)的TFT-LCD接口设计 被引量:1

The Design of TFT-LCD interface Based Embedded CPU(NiosⅡ) in the FPGA
下载PDF
导出
摘要 本文介绍了一种基于FPGA及NiosII软核处理器与TFT-LCD接口的方法。它直接采用CPU对存贮器的读写,实现了对TFT-LCD屏的实时操作。它具有直接、有效和速度快等特点。该设计使CPU对TFT-LCD的控制极其简单化。 The paper introduces a connecting interface between soft processor and TFT-LCD. And this method is based on FPGA and NiosII and adopts that CPU reads and writes the memory, which helps realize a real time operation to TFT-LCD with direct, effective and fast features.This design simplifies the process of CPU controlling TFT-LCD.
出处 《微计算机信息》 2009年第11期221-222,224,共3页 Control & Automation
基金 基金申请人:杨军 颁发部门:天津科技攻关重点项目(06YFSZSF00300) 项目名称:眼科高频超声波数字化成像技术的研究与开发
关键词 TFT—LCD FPGA 接口 TFT-LCD FPGA interface
  • 相关文献

参考文献3

  • 1IDT公司.IDT71V547S使用说明书[EB/OL].[2006-10-01].http://www.idt.com.
  • 2SHARP公司,LQ064V3DG01 TFT-LCD模块使用说明书[EB/OL].[2006-11-02].http://document.sharpsma.com/files/LQ064V3DG01_SS_110206.pdf.
  • 3段会福,周华兵.一种灵活的包含嵌入式存储器的FPGA结构[J].微计算机信息,2008,24(20):219-220. 被引量:1

二级参考文献10

  • 1苏彦鹏,薛忠杰,须自明,韩磊.一种改进的嵌入式存储器测试算法[J].微计算机信息,2007(01Z):110-112. 被引量:6
  • 2V. Betz, J. Rose, and A. Marquardt. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers,1999.
  • 3Xilinx, Inc., Application notes: Sparton-3 FPGA Family, March 1,2005.
  • 4J. Rose and S. Brown, "Flexibility of interconnection structures for field-programmable gate arrays," IEEE Journal of Solid-State Circuits, vol. 26, pp. 277-282, March 1991.
  • 5S.J.E. Wilton, J. Rose, Z.G. Vranesic, "The Memory/Logic Interface in FPGA" s with Large Embedded Memory Arrays", IEEE Transactions on Very-Large Scale Integration Systems , vol. 7, no. 1, March 1999
  • 6V. Betz and J. Rose, "Automatic Generation of FPGA Routing Architectures from High-Level Descriptions," ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, February 2000, pp. 175 - 184.
  • 7C. Ebeling, L. McMurchie, S. A. Hauck and S. Bums, "Placement and Routing Tools for the Triptych FPGA," IEEE Trans. on VLSI, Dec. 1995, pp. 473 - 482.
  • 8A. Marquardt. V. Betz and J. Rose, "Timing-Driven Placement for FPGA." ACMISIGDA International Symposium on Field Programmable Gate Arrays. 2000.
  • 9Wong, T.; Wilton, S.J.E., "Placement and routing for nonrectangular embedded programmable logic cores in SoC design". Field-Programmable Technology, 2004. Proceedings. 2004 IEEE International Conference on 2004 Page(s):65 - 72
  • 10David Lewis, Vaughn Betz, "The StratixTM Routing and Logic Architecture", FPGA' 03, February 23-25, 2003, Monterey, California, USA.

同被引文献3

  • 1Texas Instruments, TMS320C64x DSP Video Port/VCXO Interpolated Control (VIC) Port Reference Guide[R] .2007:ch1, ch4.
  • 2Texas Instruments, Interfacing an LCD Controller to a DM642 Video Port[R] 2004:3-9.
  • 3Innolux Display Corporation,PT035TN01 V.3 Product Spec0310 [R]. 2006:9-19.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部