期刊文献+

应用于片上网络的容错机制

Fault-Tolerant Schemes for Networks-on-Chip
下载PDF
导出
摘要 本文提出了一整套容错机制来解决片上网络通信中遇到的故障。对于暂时性故障,使用端对端的硬件重传机制;对于永久性故障,使用软硬件结合的方法进行故障的检测、诊断和修复。仿真显示,该容错机制能够比较全面的对故障进行处理。本论文还对提出的容错路由器和容错网络接口进行了硬件设计,在0.13μm工艺下,两个通信组件的面积仅0.12mm2和0.46mm2,相对于没有容错功能的路由器和网络接口,面积仅增加0.145mm2。 A set of fault-tolerant schemes are proposed to solve the faults in the communication of Networks-on-Chip (NoC). When transient fault occurs, an end-to-end retransmission scheme using hardware-base approach is proposed. When permanent fault occurs, fault detection, diagnosis, recovery schemes using hardware- and software-based approaches is proposed. As shown by the simulation, these fault-tolerant schemes could deal with faults roundly. This paper also implements the hardware in the schemes, which composes of the fault-tolerant router and fault-tolerant network interface (NI). In 0.13 μm CMOS technique, the area is only 0.12 mm^2 and 0.46 mm^2, which is only 0.145 mm^2 extra comparing with the router and NI without fault-tolerant function.
出处 《微计算机信息》 2009年第10期228-230,共3页 Control & Automation
基金 基金申请人:陈杰 项目名称:集成电路设计(包括CAD) 基金颁发部门:国家自然科学基金委员会(60425413)
关键词 片上网络 容错 端对端重传 故障诊断 networks-on-chip fault-tolerant end-to-end retransmission fault diagnose
  • 相关文献

参考文献5

  • 1KUMAR S, JANTSCH A, MILLBERG M, et al. A network on chip architecture and design methodology. ISVLSI'02. Pittsburgh, 2002:105-112.
  • 2PANDE P P, GANGULY A, FEERO B, et al. Design of low power & reliable networks on chip through joint crosstalk avoidance and forward error correction coding [C]. IEEE DFT'06.Arlingto, 2006:466-476.
  • 3ALI M, WELZL M, HESSLER S. et al. A fault tolerant mechanism for handling permanent and transient failures in a network on chip. ITNG'07. Las Vegas, 2007: 1027-1032.
  • 4ERIK B V D T, EGBERT G T J. Mapping of MPEG-4 decoding on a flexible architecture platform. Proceedings of SPIE, San Jose: 2001:1-13.
  • 5李雅峰,沙晓光,李会杰.故障注入形式化模型研究[J].微计算机信息,2007,23(22):198-199. 被引量:5

二级参考文献3

  • 1李美安,刘心松,王征.非稳定环境下基于竞争消息复杂度的分布式互斥节点容错算法[J].微计算机信息,2005,21(12X):145-146. 被引量:9
  • 2R. K. Iyer, D. Tang. Experimental Analysis of Computer System Dependability. Chap 5 of Fault-Tolerant Computer System Design, D. K. Pradhan, Prentice Hall, 1996:282-344
  • 3A. Benso, P. L. Clivera, M. Rebaudengo, M. S. Reorda. A Low Cost Programmable Board for Speeding-Up Fault Injection in Microprocessor-Based Systems. Proc. IEEE Int. Symp. on Reliability & Maintainability, 1999:171-177

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部