期刊文献+

一种通用宽带FM解调电路的设计 被引量:1

Design of a General-Purpose Wideband FM Demodulation Circuit
下载PDF
导出
摘要 实现了一款可用于卫星接收系统中频段电视信号的解调电路。该芯片的设计基于BiC-MOS工艺。采用5 V电源电压供电,利用单片锁相环(PLL)实现宽带FM解调,外围器件只包括本地振荡维持网络和环路反馈元件,PLL工作频率可达800 MHz。芯片内部还集成了自动增益控制(AGC)、模拟自动频率控制(AFC)模块。该芯片具有较高的信号接收灵敏度。 A general-purpose wideband FM demodulation circuit for satellite TV signal receiver systems was presented. The design was based on BiCMOS technology. Operating at 5 V supply, the circuit uses monolithic phase locked loop(PLL)for wideband FM demodulation. External components for the circuit include local oscillator sustaining network and loop feedback elements. The PLL system could operate at 800 MHz. Automatie gain control(AGC) and automatic frequency control(AFC)were also integrated into the chip. The circuit had a high receiving sensitivity.
出处 《微电子学》 CAS CSCD 北大核心 2009年第2期159-164,共6页 Microelectronics
关键词 FM解调 锁相环 环形振荡器 自动增益控制 自动频率控制 FM demodulation PLL VCO AGC AFC
  • 相关文献

参考文献7

  • 1HSIEH G C, HUNG J C. Phase-locked loop techniques -a survey[J]. IEEE Trans Indust Elec, 1996,43(6) : 609-614.
  • 2徐勇,赵斐,徐志军.一种宽电源锁相环电路的设计与实现[J].微电子学,2004,34(3):334-336. 被引量:1
  • 3张明东,冯建华.一种提高锁相环抖动测量精度的方法[J].微电子学,2006,36(5):646-650. 被引量:1
  • 4BEST R E.锁相环设计、仿真与应用[M].李永明,译.北京:清华大学出版社,2007:272-280.
  • 5JOHNS D A,MARTIN K.模拟集成电路设计[M].曾朝阳,赵阳,等译.北京:机械工业出版社,2005,223-224.
  • 6GRAY P R,HURST P J.Analysis and design of analog integrated circuits[M].北京:高等教育出版社,2005:708-716.
  • 7HASTIONS A.Theart of analog layout[M].北京:电子工业出版社,2006:459-461.

二级参考文献15

  • 1Johansson H O. A simple precharged CMOS phase/frequency detector [J]. IEEE J Sol Sta Circ, 1998;33(2); 295-299.
  • 2von Kaenel V R. A high-speed, low-power clock generator for a microprocessor application [J]. IEEE J Sol Sta Circ, 1998;33(11); 1634-1639.
  • 3von Kaenel V R. A 320 MHz, 1.5 mW@1.35 V CMOS PLL for Microprocessor clock generation [J].IEEE J Sol Sta Circ, 1996; 31(11); 1715-1722.
  • 4Weste N H E, Eshraghian K. Principles of CMOS VLSI design [M]. Addision Wesley Publishing Company, 1993.
  • 5Yang H C, Lee L K, Co R S. A low jitter 0.3-165MHz CMOS PLL frequency synthesizer for 3 V/5 V operation [J]. IEEE J Sol Sta Circ, 1997, 32(4):582-586.
  • 6Allstot D J, Liang G, Yang H C. Current-mode logic techniques for CMOS mixed-mode ASIC [A]. Proc IEEE Custom Integrated Circuits Conf [C]. 1991,25.2.1-25.2.4.
  • 7Kuo J, Lou J-H. Low-voltage CMOS VLSI circuits [M]. A Wiley-Interscience Publication. 1999.
  • 8Park C-H. A low-noise, 900 MHz VCO in 0. 6-μm CMOS[J]. IEEE J Sol Sta Circ, 1999, 34(5): 586-590.
  • 9Sunter S, Roy A. Logic Vision Inc. BIST for phaselocked loops in digital applications [A]. Proc Int Test Conf [C]. Atlantic City, NJ, USA. 1999. 532-540.
  • 10Abaskharoun N, Hafed M, Roberts G W. Strategies for on-chip sub-nanosecond signal capture and timing measurement [A]. IEEE Int Syrup Circ and Syst [C].Geneva, Switzerland, 2001(4). 174-177.

共引文献6

同被引文献8

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部