期刊文献+

新型智能存储SoC中NAND Flash控制器的软/硬件设计 被引量:5

Hardware/Software Design of NAND Flash Controller for a New Generation of Smart Storage SoC
下载PDF
导出
摘要 介绍了新一代智能存储片上系统SSC,详细讨论了SSC中NAND Flash子系统的软/硬件设计;采用基于模板的划分方法,实现NAND读写控制器的软/硬件划分。SSC已生产并通过工业测试。结果表明,采用软/硬件划分的方法,NAND控制器的面积比纯硬件的实现方法减小58%,性能仅下降16%;比单纯ARM软件实现,速度平均提高20倍,同时具有软件的高灵活性。 A new generation of smart storage SoC(SSC)was described. Hardware/software architecture of the NAND sub-system was discussed in detail. NAND Flash controller was partitioned by a template based hardware/ software co-design methodology. The SSC was manufactured and passed factory tests. Test results indicated that, by using hardware/software partitioning methodology,the area of the NAND controller was reduced by 58% ,while the performance decreased by only 16 %, compared with that of hardware implementation, and the average speed was 20 times faster, compared to that of ARM software implementation, while retaining its flexibility.
出处 《微电子学》 CAS CSCD 北大核心 2009年第2期185-189,共5页 Microelectronics
基金 国家自然科学基金资助项目(60506007,60676012)
关键词 智能存储 片上系统 NAND FLASH控制器 软/硬件协同设计 Smart storage SoC NAND Flash controller Hardware/software co-design
  • 相关文献

参考文献6

  • 1GUPTA R K, MICHELI D G. Hardware-software cosynthesis for digital systems[J]. IEEE Design and Test of Computers, 1993,10(3) : 29-41.
  • 2WOLF W. A decade of hardware/software codesign [J]. Computer, 2003,36(4) :38-41.
  • 3WOLF W H. Architectural co-synthesis algorithm for distributed, embedded computing systems [J]. IEEE Trans Very Large Scale Integr Syst, 1997, 5 (2): 218-229.
  • 4ASCIA G, CATANIA V, PALESI M. A multiobjective genetic approach for system-level exploration in parameterized systems-on-a-chip [ J ]. IEEE Trans Comp Aid Des Integr Circs and Syst, 2005, 24 (4): 635-644.
  • 5汤磊,魏少军,仇玉林.全定制软/硬件协同设计中的硬件优化技术(英文)[J].Journal of Semiconductors,2002,23(6):637-644. 被引量:1
  • 6HAN Muhua, LIU Leibo, WEI Shaojun. A graph covering method for template based system partition [C] // Proc Int Conf Commun, Cite and Syst. Xiamen,China. 2008 : 1502-1505.

二级参考文献6

  • 1Eles Petru,Peng Zebo.Systemsynthesis with VHDL.Kluwer Academic Publishers,1998:63
  • 2Liu Huiqun,Wong D F.Integrated partitioning and scheduling for HW/SWco-design.Proceedings of Codes/CASH'98,1998:609
  • 3Bianco Luc,Auguin Michel,Gogniat Guy,et al.A path analysis based partitioning fortime constrained embedded systems.Proceedings of Codes/CASH'98,1998:85
  • 4Gogniat Guy,Auguin Michel,Bianco Luc,et al.Communication synthesis and HW/SWintegration for embedded system design.Proceedings of Codes/CASH'98,1998:49
  • 5Saha D,Mitra R S,Basu Anupam.Hardware software partitioning using geneticalgorithm.Proceedings of the 10th International Conference on VLSI Design,1997:155
  • 6Pop Paul,Eles Petru,Peng Zebo.Scheduling with optimized communication fortime-triggered embedded systems.Proceedings of Codes/CASH'99,1999:178

同被引文献20

  • 1肖建.一种在片上系统中实现Nand Flash控制器的方法[J].南京邮电学院学报(自然科学版),2005,25(2):81-85. 被引量:6
  • 2张礼荣,王德杭,尉传社,俞同福,单秀红,陈文华,孙维斌.3.0TMRI上FLASH与MEDIC序列定量测量猪膝关节软骨体积的对比研究[J].南京医科大学学报(自然科学版),2007,27(5):436-440. 被引量:3
  • 3HOK G B, TAO X B. Low cost approach for systemon chip [C] // Int Symp Integr Circ. Singapore.2007: 524-527.
  • 4ZORIAN Y, SHOUKOURIAN S. Embedded-memory test and repair: infrastructure IP for SoC yield[J]. IEEE Des Test Comput, 2003, 20(3) : 58-66.
  • 5RAJSUMAN R. Design and test of large embeddedmemories: an overview [J]. IEEE Des Test Comput,2001,18(3): 16-27.
  • 6DAGA J M,PAPAIX C,MFJRANDAT M, et al.Design techniques for EEPROMs embedded in portablesystems on chips [J]. IEEE Des Test Comput, 2003,20(1): 68-75.
  • 7Wei Lin, Shao - Wei Yen, Yu - Cheng Hsu, et al. A low power and ultra high reliability LDPC error correction en- gine with Digital Signal Processing for embedded NAND Flash Controller in 40nm CMOS[ C]. VLSI Circuits Digest of Technical Papers,2014 : 1 - 2.
  • 8LEE C, BAEK S H, PARK K H. A hybrid flash file system based on NOR and NAND Flash Memories for embedded devices [ J ]. IEEE Transactions on Computeers, 2008,57 (7) :1002 - 1008.
  • 9Eyec Hyun Nam, Kim, B. S. J. , Hyeonsand Eom, et al. An Out- of- Order Flash Memory Controller Architecture [ J ]. IEEE Transactions on Computers, 2011,60 ( 5 ) : 653 - 666.
  • 10Yu - Hsiang Kao, Juinn - Dar Huang. High - Peformance NAND Flash Controller Exploiting Parallel Out - of - Order Command Execution [ C ].//VLSI Design Automationand Test ( VLSI - DAT), 2010 International Symposium on. IEEE,2010:I60 - 163.

引证文献5

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部