期刊文献+

基于Skill语言的版图数据处理程序开发 被引量:2

Development of Skill Language-Based Layout Data Processing Program
下载PDF
导出
摘要 G3600图形发生器采用光栅曝光,只能识别矩形或旋转的矩形。然而,Cadence软件中的Virtuoso版图工具未提供将不规则图形转换为矩形的功能,需要借助Skill语言在Cadence的Virtuoso版图工具上对版图数据进行二次开发。文章以圆为例,列举了Skill版图处理程序的思路和构成。 As Pattern Generator G3600 uses a raster for exposure,it can only recognize rectangle or revolving rectangles. Virtuoso layout tool in Cadence, however, has no function of converting irregular pattern into rectangle. Therefore, it is necessary to do re-development of layout processing data on Virtuoso layout tool in Cadence software by using Skill language. In this paper, the conception and composition of the Skill-based layout processing program are presented,taking a circle for example.
出处 《微电子学》 CAS CSCD 北大核心 2009年第2期256-258,共3页 Microelectronics
关键词 Skill语言 版图数据处理 Virtuoso版图工具 DFII Skill language Layout data processing Virtuoso layout tool DFII
  • 相关文献

参考文献2

  • 1Cadence Corp. Cadence Design Framework Ⅱ Skill Functions Reference [Z].
  • 2Cadence Corp. Skill Language User Guide [Z].

同被引文献16

  • 1吴慧中,王英林.一种立体空间布局模型及布局算法[J].计算机学报,1994,17(11):835-841. 被引量:24
  • 2詹叔浩 黄文奇.一类几何布局问题的计算机辅助设计[J].应用数学学报,1983,6(1):34-46.
  • 3林守勋 庄文君.LSI一层办模型自动布线算法.计算机研究与发展,1984,21(5):10-13.
  • 4Pan Weiwei, Ren Jie, Zheng Yongjun, et al. Using NMOS Transistors as Switches for Accuracy and Area-efficiency in Large Scale Addressiible Test Array[C]//Proc. of the 12th International Symposium on Quality Electronic Design. [S. 1.]: IEEE Press, 2011 : 1-6.
  • 5Zhang Bo, Pan Weiwei, Zheng Yongjun, et al. A Fully Automated Large-scale Addressable Test Chip Design with High Reliability[C]//Proc. of the 20th European Conference on Circuit Theory and Design. [S. 1.]: IEEE Press, 201 1: 61-64.
  • 6Hedenstiema N. The Halo Algorithm- An Algorithm for Hierarchical Design of Rule Checking of VLSI Circuit[J]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 1993, 12(2): 192-195.
  • 7JAMBEK A B,NOORBEG A R,AHMAD M R.Standard cell library development[C]∥Proceedings of the11thInternational Conference on Microelectronics.1999,11:161-163.
  • 8DJIGBENOU J D,NGUYEN T V,REN C W,et al.Development of TSMC 0.25μm standard cell library[C]∥Proceedings of IEEE southeastc on.Richmond,VA,USA 2007:566-568.
  • 9SCHLAG M,LIAO Y Z,WONG C K.An algorithm for optimal two-dimensional compaction of VLSI layouts[J].Integration,the VLSI journal,1983,1(2):179-209.
  • 10吴迪,马亮,刘晓彦.标准单元库版图缩放设计与实现[J].北京大学学报(自然科学版),2009,45(2):238-242. 被引量:1

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部