期刊文献+

一种有限扫描操作测试压缩方法

Novel approach to test compaction based on limited scan operation
下载PDF
导出
摘要 针对集成电路测试时间长,导致测试费用高的问题,提出了一种基于有限扫描操作的扫描电路静态测试压缩方法.利用有限扫描操作代替全扫描操作,用有限扫描操作合并测试对,通过减少移位操作次数减少测试时间.同时,将启发式方法用于限制候选测试对数量,给候选测试对进行排序,降低计算复杂度,加速压缩过程.基准电路实验结果表明,相同故障覆盖率下,本方法所需平均测试时间仅为典型方法的50%左右. According to the problem of the significant increasing testing cost of VLSI caused by the significant increase in testing time,this paper proposes a novel approach to test compaction for scan circuits that use limited scan operations instead of full scan operations between test pairs.This leads to very aggressive compaction on the test application time cost under the same fault coverage.The experimental result of benchmark circuits shows that the test application time cost of the proposed method is about 50% that of the conventional methods.
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2009年第2期373-377,共5页 Journal of Xidian University
基金 国家重点实验室基金资助(51487020104)
关键词 测试应用时间 有限扫描操作 静态测试压缩 启发式方法 test application time limited scan operation static test compaction heuristic methods
  • 相关文献

参考文献10

二级参考文献36

  • 1杨倩,穆晓敏.分形图像编码的快速算法[J].河南科学,2005,23(3):426-428. 被引量:2
  • 2J.Abhijit,N.A.Touba.Test vector decompression via cyclical scan chains and its application to testing corebased designs [A].Proc.of International Test Conference,Washington,USA,1998,458~464.
  • 3A.Chandra,K.Chakrabarty.System-on-a-chip test-data compression and decompression architechures based on golomb codes[J].IEEE Trans.on CAD,2001,20(3):355~368.
  • 4P.T.Gonciari,B.M.A1-Hashimi,et al..Variable-length input Huffman coding for system-on-a-chip test [J].IEEE Trans.on CAD,2003,22(6):783~796.
  • 5F.Brglez,D.Bryan,K.Kozminski.Combinational profiles of sequential benchmark circuits [A].Proc.International Symposium on Circuits and Systems,Hilton,Portland,1989,1929~1934.
  • 6I.Hamzaoglu,J.H.Patel.Test set compaction algorithms for combinational circuits [A].Proc.International Test Conference on CAD,San Jose,USA,1998,283~289.
  • 7Yervant Zorian,Erik Jan Marinissen,Sujit Dey.Testing embedded-core based system chips [A].Proc.of International Test Conference,Washington,USA,1998,130~143.
  • 8L.Hangkyu,K.Sungho.A new weight set generation algorithm for weighted random pattern generation[A].Proc.of International Conference on Computer Design,Austin,USA,1999,160~165.
  • 9陈守吉 张立明.分形与图像压缩[M].上海:上海科技教育出版社,1998.59-78.
  • 10Chandra A, Chakrabarty K. System-on-a chip test data compression and decompression architectures based on Golomb codes [J]. IEEE Transactions on CAD of Integrated Circuits and System, 2001, 20(3): 355~368

共引文献89

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部