期刊文献+

Re-Optimization Algorithm for SoC Wrapper-Chain Balance Using Mean-Value Approximation 被引量:8

Re-Optimization Algorithm for SoC Wrapper-Chain Balance Using Mean-Value Approximation
原文传递
导出
摘要 Balanced wrapper scan chains are desirable for system-on-chip (SoC) testing because they minimize the time required to transport the test data. A new heuristic algorithm is proposed based on mean- value approximation and implement fast re-optimization as a subsequence of an earlier best-fit-decrease (BFD) method. The mean length of each scan chain was introduced as an approximation target to balance different scan chains and hence saved testing time. Experimental results present both for assumed arbitrary cores and cores from ITC’02 benchmark and show the effectiveness of the algorithm. The proposed algorithm can provide more balanced wrapper design efficiently for the test scheduling stage. Balanced wrapper scan chains are desirable for system-on-chip (SoC) testing because they minimize the time required to transport the test data. A new heuristic algorithm is proposed based on mean- value approximation and implement fast re-optimization as a subsequence of an earlier best-fit-decrease (BFD) method. The mean length of each scan chain was introduced as an approximation target to balance different scan chains and hence saved testing time. Experimental results present both for assumed arbitrary cores and cores from ITC’02 benchmark and show the effectiveness of the algorithm. The proposed algorithm can provide more balanced wrapper design efficiently for the test scheduling stage.
出处 《Tsinghua Science and Technology》 SCIE EI CAS 2007年第S1期61-66,共6页 清华大学学报(自然科学版(英文版)
基金 the National Key Basic Research and Development (973) Program of China(No. 2005CB321604) the National Natural Science Foundation of China (No. 60633060).
关键词 SYSTEM-ON-CHIP WRAPPER scan chain BALANCE re-optimization system-on-chip wrapper scan chain balance re-optimization
  • 相关文献

参考文献7

  • 1Sehgal A,Chakrabart K.Efficient modular testing of SoCs using dual-speed TAM architectures.In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition[].France.2004
  • 2Iyengar V,Chakrabarty K,Marinissen E J.Efficient wrap- per/TAM co-optimization for large SOCs.In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition[].France.2002
  • 3Iyengar V,Chakrabarty K,Marinissen E J.Test wrapper and test access mechanism co-optimization for system-on- chip.In: Proceedings of the International Test Conference[].USA.2001
  • 4Waayers T,Marinissen E J,Lousberg M.IEEE Std 1500 compliant infrastructure for modular SOC testing.In: Pro- ceedings of the 14th Asian Test Symposium[].India.2005
  • 5Marinissen E J,Goel S K,Lousberg M.Wrapper design for embedded core test.In: Proceedings of International Test Conference[].USA.2000
  • 6Koranne S.Solving the SoC test scheduling problem using network flow and reconfigurable wrappers.In: Proceed- ings of Fourth International Symposium on Quality Elec- tronic Design[].USA.2003
  • 7Xia Y,Chrzanowska M J,Wang B Y.Core-based SoC test scheduling using evolutionary algorithm.In: Proceedings of CEC[].USA.2003

同被引文献41

  • 1汪滢,王宏,李辛毅.基于遗传算法的SOC测试功耗与时间协同优化[J].仪器仪表学报,2006,27(z3):2327-2328. 被引量:4
  • 2胡瑜,韩银和,李晓维.SOC可测试性设计与测试技术[J].计算机研究与发展,2005,42(1):153-162. 被引量:42
  • 3Vikram Iyengar,Krishnendu Chakrabarty,Erik Jan Marinissen.Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip[J].Journal of Electronic Testing.2002(2)
  • 4M. Tehranipoor,M. Nourani,K. Chakrabarty.Nine-coded compression technique for testing em-bedded cores in SoCs[].IEEE Transactions on Very Large Scale Integration (VLSI) Systems.2005
  • 5C. Giri,B. M. Rao,S. Chattopadhyay.Test data compression by Split-VIHC (SVIHC)[].Proceedings of the International Conference on Computing: Theory and Applications (ICCTA’ ).2007
  • 6E. Larsson,H. Fujiwara.System-on-chip test scheduling with reconfigurable core wrappers[].IEEE Transactions on Very Large Scale Integration (VLSI) Systems.2006
  • 7E. J. Marinissen,V. Iyengar,K. Chakrabarty.A set of benchmarks for modular testing of SoCs[].Pro-ceedings of International Test Conference (ITC’ ).2002
  • 8Iyengar V,Chakrabarty K,Marinissen E J.Test wrapper and test access mechanism co-optimization for system-on-chip[].Journal of Electronic Testing: Theory and Applications.2002
  • 9Brglez F,Bryan D,Kozminski K.Combinational Profiles of Sequential Benchmark Circuits[].ISCAS-: IEEE International Symposium on Circuits and Systems.1989
  • 10V lyengar,A Chandra.Unified SOC test approach based on test data compression and TAM design[].IEE proceedings Part E Computers and digital techniques.2005

引证文献8

二级引证文献30

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部