期刊文献+

Efficient Statistical Leakage Power Analysis Method for Function Blocks Considering All Process Variations

Efficient Statistical Leakage Power Analysis Method for Function Blocks Considering All Process Variations
原文传递
导出
摘要 With technology scaling into nanometer regime, rampant process variations impact visible influences on leakage power estimation of very large scale integrations (VLSIs). In order to deal with the case of large inter- and intra-die variations, we induce a novel theory prototype of the statistical leakage power analysis (SLPA) for function blocks. Because inter-die variations can be pinned down into a small range but the number of gates in function blocks is large(>1000), we continue to simplify the prototype. At last, we induce the efficient methodology of SLPA. The method can save much running time for SLPA in the low power design since it is of the local-updating advantage. A large number of experimental data show that the method only takes feasible running time (0.32 s) to obtain accurate results (3 σ-error <0.5% on maximum) as function block circuits simultaneous suffer from 7.5%(3 σ/mean) inter-die and 7.5% intra-die length variations, which demonstrates that our method is suitable for statistical leakage power analysis of VLSIs under rampant process variations. With technology scaling into nanometer regime, rampant process variations impact visible influences on leakage power estimation of very large scale integrations (VLSIs). In order to deal with the case of large inter- and intra-die variations, we induce a novel theory prototype of the statistical leakage power analysis (SLPA) for function blocks. Because inter-die variations can be pinned down into a small range but the number of gates in function blocks is large(>1000), we continue to simplify the prototype. At last, we induce the efficient methodology of SLPA. The method can save much running time for SLPA in the low power design since it is of the local-updating advantage. A large number of experimental data show that the method only takes feasible running time (0.32 s) to obtain accurate results (3 σ-error <0.5% on maximum) as function block circuits simultaneous suffer from 7.5%(3 σ/mean) inter-die and 7.5% intra-die length variations, which demonstrates that our method is suitable for statistical leakage power analysis of VLSIs under rampant process variations.
作者 骆祖莹
出处 《Tsinghua Science and Technology》 SCIE EI CAS 2007年第S1期67-72,共6页 清华大学学报(自然科学版(英文版)
基金 the National Natural Science Foundation of China (No.60476014)
关键词 process variations statistical analysis leakage power very large scale integration (VLSI) process variations statistical analysis leakage power very large scale integration (VLSI)
  • 相关文献

参考文献2

  • 1Chandrakasan A.Design of High-Performance Microproc- essor Circuits[]..2001
  • 2Rao R,Srivastava A.Statistical estimation of leakage cur- rent considering inter- and intra-die process variation.In: Proceedings of ISLPED[].Seoul Korea.2003

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部