期刊文献+

单片集成微传感器中多层耐熔金属硅化物互连

Multilevel Silicide Interconnect in Monolithic Microsensors
下载PDF
导出
摘要 在微传感器系统中,采用多层耐熔金属硅化物互连工艺,克服微传感器与IC芯片单片集成时,铝连线不能承受微传感器制造过程中要求的退火高温,而且此互连结构能在标准CMOS工艺线上加工,降低了制造成本.经流片验证,此互连结构具有台阶覆盖能力强、热稳定性好、电阻率较低、易于干法刻蚀等特点,能满足大规模IC多层互连线要求.由它构成的大规模数模混合集成电路,在退火条件分别为500°C5、h,600°C、30 min,650°C5、min的实验后仍保持性能.以上退火条件符合基于铁电薄膜的微传感器系统单片集成的要求. A novel local and global interconnect technique employing silicide in fabrication of monolithic microsensors was presented.Compatible with standard CMOS fabrication process,this interconnect process can resist high-temperature in the post process of the monolithic integration of microsensor and IC.With this new interconnect process utilized in standard CMOS procedures,thermal budget dilemma often encountered in the case of backend processing temperature of monolithic integration can be addressed.This interconnect system possesses the characteristics of higher temperature resistance than aluminum,higher step coverage,better thermal stability,better adhesion,compatibility with CMOS process,easy dry etching and lower resistance,so it can satisfy the requirements of multi-level interconnects of VLSI.The circuit samples can work after being annealed at 500 °C for 5 hours,600 °C for 30 minutes,and 650 °C for 5 minutes,respectively,which meets the requirements of monolithic integration of microsensor and IC.
出处 《上海交通大学学报》 EI CAS CSCD 北大核心 2007年第S2期36-40,共5页 Journal of Shanghai Jiaotong University
关键词 耐熔金属硅化物 互连工艺 铁电 集成电路 微传感器 multilevel silicide interconnect process ferroelectric IC micro-sensor
  • 相关文献

参考文献6

  • 1王大海,万春明,徐秋霞.自对准硅化物工艺研究[J].微电子学,2004,34(6):631-635. 被引量:4
  • 2李红征,谢一强.多层金属化中的钨插塞技术[J].微电子技术,2003,31(1):13-15. 被引量:3
  • 3张纯蓓,李世兴.多层金属布线[J].微电子技术,1997,25(6):30-44. 被引量:1
  • 4Murarka S P,Fraser D B,Sinha A K,et al.Refrac-tory silicides of titanium and tantalum for low-resis-tivity gates and interconnects. IEEE Journal of Solid State Circuits . 1980
  • 5Plummer J D,Deal M D,Griffin P B.Silicon VLSItechnology:Fundamental,practice and modeling. . 2003
  • 6Murarka S P,Fraser D B.Thin film interaction be-tween titanium and polycrystalline silicon. Journal of Applied Physics . 1980

二级参考文献24

  • 1Saraswat K-C, Boors P-L, Fair J-A, et al. Properties of low-pressure CVD tungsten silicide for MOS VLSI interconnection[J]. IEEE Trans Elec Dev, 1983, 30(11): 1497-1451.
  • 2Mochizuki T, Tsujimara T, Kashiwagi M, et al. Film properties of MoSi2 and their application to self-aligned MoSi2 gate MOSFET[J]. IEEE Trans Elec Dev, 1980, 27(8): 1431-1435.
  • 3Schwade U, Neppl F, Tacobs E-P. TaSi2 gate for VLSI CMOS circuits[J]. IEEE Trans Elec Dev, 1984, 31(7): 988-992.
  • 4Tsai M-Y, Chao H-H, Ephrath L-M, et al. One-micron polycide (WSi2 on poly-si) MOSFET technology[J]. J Electrochem Soc, 1981, 128 (10): 2207-2214.
  • 5Fukumoto M, Shinohara A, Okada S, et al. A new MoSi2 / thin poly-Si gate process technology without dielectric degradation of a gate oxide[J]. IEEE Trans Elec Dev, 1984, 31(10): 1432-1439.
  • 6Murarka S-P, Fraster D-B, Sinha A-K, et al. Refractory silicides of titanium and tantalum for low-resistivity gates and interconnects[J]. IEEE Trans Elec Dev, 1980, 27(8): 1409-1417.
  • 7Wang K-L, Holloway T-C, Pinizzotto R-F, et al. Composite TiSi2/n+ poly-Si low-resistivity gate electrode and interconnect for VLSI device technology[J]. IEEE J Sol Sta Circ, 1982, 17(2): 177-183.
  • 8Ng K-K, Lynch W-T. Analysis of the gate-voltage-dependent series resistance on MOSFET's[J]. IEEE Trans Elec Dev, 1986, 33(7): 965-972.
  • 9Ng K-K, Lynch W-T. The impact of intrinsic series resistance on MOSFET scaling[J]. IEEE Trans Elec Dev, 1987, 34(3): 503-511.
  • 10Ohguro T, Nakamura S, koike M, et al. Analysis of resistance behavior Ti- and Ni-salicided polysilicon films[J]. IEEE Trans Elec Dev, 1994, 42(12): 2305-2317.

共引文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部