期刊文献+

一种提高ADC分辨率的阶梯叠加法 被引量:2

Staircase function addition method of improving the resolution of analog-to-digital converter
下载PDF
导出
摘要 常用的提高ADC分辨率的分段转换法存在"漏码",甚至无法保证A/D转换的单调性,而使效果相当有限。本文介绍一种能提高ADC分辨率的阶梯叠加法,该法令模拟输入电压Vi与由LSB换算得来的阶梯电压VS(p)的P种不同数值分别叠加,所得之和依次作为ADC的输入电压Vi,并对ADC的P个输出数码NOp求取平均值,作为整个数据系统的输出数码。理论上该法能实现LSB的细分,将原ADC的分辨率提高数位。通过3类实验,结果证明了理论的正确,同时对改进ADC电路设计具有重要借鉴意义。 The segmentation conversion commonly used to improve the resolution of analog-to-digital converter can cause a missing-code error, even can't ensure the monotonicity of analog-to-digital converter, so its effect of improving the resolution is limited. This paper introduces a staircase function addition method that can improve the resolution of analog-to-digital converter, the method let the input voltage of analog Vi add respectively with P kind of values of staircase function voltage VS( p ) converting from LSB, its sum is taken as the input voltage V'i of ADC in turn,and average the values of P kind of output NOp of ADC, and the average value would he taken as the output of the whole system. Theoretically, the staircase function addition method can fractionize LSB, so that adds several bits of the resolution basing primary. This theory has been proven to be right by three groups of test, it is very significant to improve the designing of the ADC circuitry.
出处 《电子测量技术》 2009年第3期38-41,共4页 Electronic Measurement Technology
关键词 ADC分辨率 阶梯叠加法 转换速率 resolution of analog-to-digital converter staircase function addition method rate of conversion
  • 相关文献

参考文献7

二级参考文献23

  • 1陈国平,林争辉,林涛.几种模数转换的结构特点及其发展趋势[J].组合机床与自动化加工技术,2004(12):3-5. 被引量:4
  • 2汪兴建.模数转换器的选用[J].重庆职业技术学院学报,2005,14(2):133-135. 被引量:3
  • 3欧阳文伟.ADC和DAC工作原理比较和发展现状[J].培训与研究(湖北教育学院学报),2005,22(2):67-69. 被引量:8
  • 4王树红.几种A/D转换技术及性能特点的分析[J].山西电子技术,2004(5):35-36. 被引量:2
  • 5刘益民 罗维炳.信号处理与过采样转化器[M].北京:电子工业出版社,1997..
  • 6(日)宫崎仁.A-D/D-A转换手册[M].北京:清华大学出版社,1997..
  • 7何立民.单片机文集[M].北京:北京航空航天大学出版社,1991..
  • 8[4]彭承琳.生物医学传感器原理与应用[M].北京:高等教育出版社,2001.
  • 9[2]Yasuda A, Tanimoto H, Iida T. A third-order ∑-△modulator using second-order noise-shaping dynamic element matching [J]. IEEE J Sol Sta Circ,1998; 33(12): 1879-1886.
  • 10[3]Rabii S,Wooley B A. A 1. 8-V digital-audio sigmadelta modulator in 0.8-μm CMOS [J]. IEEE J Sol Sta Circ,1997; 32(6): 783-795.

共引文献56

同被引文献20

  • 1周良将,梁兴东,丁赤飚.高精度相位特性测量系统设计与实现[J].电子测量与仪器学报,2009,23(S1):192-195. 被引量:13
  • 2吴秋明,和卫星,陈晓平,黄孟波,吉奕.基于RS-485总线的PC与多单片机间的串行通信[J].微计算机信息,2006,22(08Z):143-145. 被引量:18
  • 3李文方,陈兴新.ADC的选择及其使用中应注意的问题[J].山西电子技术,2006(5):41-41. 被引量:5
  • 4赵凯.PIC单片机与PC机异步串行通信的设计[J].武汉理工大学学报(信息与管理工程版),2006,28(11):142-145. 被引量:7
  • 5LIU G M,LOU Y,GAO M G. Design and implementation of an untra high speed dual-channel DAC MODULE BASED ON CPCI[C]. Radar Conference, 2009 IET International, 2009,4 : 1-4.
  • 6LIU G M,LOU Y,GAO M G,et al. A method of synchronization Between High-Speed DAC Chips [C]. The 1st International Conference on Information Science and Engineering, 2009 : 51-453.
  • 7HU J J,CHENG X, XIONG W M, et al. Design of synchronization circuit based on two highspeed multiplexed DACs in satellite transmitter application[C]. The 5th International Conference on Computer Science Education, 2010,24 : 1458-1461.
  • 8BHATTI B, DRAPER DENNEAU M and J, Duty cycle measurement and correction using a random sampling technique[C]. 48th IEEE International Midwest Symposium on Circuits and Systems, 2005.
  • 9MAGGIONI S, VEGGETTI A, BOGLIOLO A, et al. Random Sampling for On-Chip Characterization of Standard-Cell Propagation Delay[C]. 4th IEEE International Symposium on Quality Electronic Design, 2003.
  • 10THOMAS OLSSON,PETER N. A Digital PLL from Standard cells. ECCTD2001.

引证文献2

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部