期刊文献+

利用内容可寻址技术的存储器BISR方法 被引量:4

Memory BISR Based on Content Addressable Memory
下载PDF
导出
摘要 随着缺陷密度的增加,在存储器中设计冗余行或冗余列替换有缺陷的存储器单元已成为提高存储器成品率的常用方法.然而基于冗余行或冗余列的修复方法不仅对冗余资源的利用率较低、冗余分析算法较复杂,且受限于存储器生产厂商提供的冗余资源结构.针对此,提出了利用内容可寻址技术结合冗余行和冗余列来修复存储器的方法.该方法中,内容可寻址存储器不仅用于存储修复信息,还被用于当作冗余字替换故障字实现字修复,而冗余行和冗余列则分别用于修复行或列地址译码故障;并在译码逻辑输出端设计控制电路,避免对已修复的故障字进行访问.文中方法简单易行、面积开销小、利于扩展且修复效果好.实验结果表明,该方法在获得同样修复效率的情况下,冗余资源和内容可寻址存储器面积开销最小约为已有二维冗余修复方法的20%. With increasing defect density, the number of defective cells would be increase. Adding spare rows or columns in memories to replace defective cells is a widely accepted method for yield enhancement. However, existing repair schemes not only have low resource utilization, complex redundancy analysis algorithms, but also greatly depend on the spare structure provided by memory manufactures. Therefore, a repair method using content addressable memory combined with spare rows and columns are proposed in this work. Content addressable memory is not only used to store repair information, but also used as spare words to replace defective words. Meanwhile, spare rows and columns are used to repair row or column address decode defects. A control circuit which controls the access to defective cells is inserted at the output of the address decoder. Advantages of the proposed method are simple implementation, low area overhead, good scalability and high repair rate. Experimental results indicate that the redundancy and content addressable memory area overhead of the proposed repair method is only 20% of other 2D repair methods to obtain the same repair ratio.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2009年第4期467-473,共7页 Journal of Computer-Aided Design & Computer Graphics
基金 国家"九七三"重点基础研究发展计划项目(2005CB321604) 国家"八六三"高技术研究发展计划(2007AA01Z113 2007AA01Z107) 国家自然科学基金(90607010 90707004 60633060)
关键词 内建自测试 内建自诊断 内建冗余分析 内建自修复 内容可寻址存储器 build-in self-test build-in self-diagnosis build-in redundancy-analysis build-in selfrepair content addressable memory
  • 相关文献

参考文献13

  • 1陈国斌.基于SOC的嵌入式存储器故障修复策略[J].半导体技术,2006,31(4):260-263. 被引量:4
  • 2Zorian Y. Embedded memory test & repair:infrastructure IP for SOC yield [C] //Proceedings of International Test Conference, Baltimore, 2002:340-349
  • 3Li J -F, Yeh J -C, Huang R-F, et al. A built-in self-repair design for RAMs with 2-D redundancy [J]. IEEE Transactions on Very Large Scale Integration Systems, 2005, 13(6): 742-745
  • 4Huang C- T, Wu C -F, Li J -F, et al. Built in redundancy analysis form memory yield improvement [J]. IEEE Transactions on Reliability, 2003, 52(4): 386-399
  • 5付祥,王达,李华伟,等.一种嵌入式存储器的内建自修复机制[C]//第4届中国测试学术会议,北戴河,2006:15-19.
  • 6Schober V, Paul S, Picot O. Memory built in self-repair using redundant words [C]//Proceeding of International Test Conference, Baltimore, 2001:995-1001
  • 7吴志伟,邹雪城,雷鑑铭,刘勇.嵌入式存储器的内建自修复设计[J].微电子学与计算机,2007,24(2):79-81. 被引量:6
  • 8Sawada K, Sakurai T, Uchino Y, et al. Built in self repair circuit for high-density ASMIC [C] //Proceeding of IEEE Custom Integrated Circuits Conference, San Diego, 1989: 26.1.1-26.1.4
  • 9Lu S- K, Yang C -L, Lin H -W. Efficient BISR techniques for word oriented embedded memories with hierarchical redundancy [C] //Proceedings of the 5th IEEE/ACIS International Conference on Computer and Information Science and 1st IEEE/ACIS International Workshop on Component-Based Software Engineering, Software Architecture and Reuse, Honolulu, 2006:355-360
  • 10Carter J R, Ozev S, Sorin D J. Circuit-level modeling for concurrent testing of operational defects due to gate oxide breakdown [C] //Proceedings of Design, Automation, and Test in Europe, Munich, 2005:300-305

二级参考文献11

  • 1陆思安,何乐年,沈海斌,严晓浪.嵌入式存储器内建自测试的原理及实现[J].固体电子学研究与进展,2004,24(2):205-208. 被引量:15
  • 2鉴海防,王占和,李印增,张昭勇.SoC嵌入式flash存储器的内建自测试设计[J].微电子学与计算机,2005,22(4):87-91. 被引量:8
  • 3[EB/oL].The International Technology Roadmap for Semiconductors[EB/oL].2003.8 - 13.
  • 4FERRIS-PARBHU A V, Introduction to semiconductor device yield modeling [M]. Boston USA, Artech House,1992, 1- 10.
  • 5KIM I, ZORIAN Y, KOMORIY A H, et al. Build in self repair for embedded high density SRAM[A].Int Test Conf [C]. Washington DC,1998.1112 - 1119.
  • 6BENSO A, CHIUSANO S,DI-NATALE G, et al. A family of self-repair SRAM cores[A]. IEEE Int OnLine Testing Workshop[C]. 2000. 3 - 5.
  • 7BHAVSAR D K. An algorithm for row-column selfrepair of RAMs and its implementation in the Alpha 21264[A]. IEEE ITC lnt Test Conf[C].1999.311-318.
  • 8Nicolaidis M, Achouri N, et al. Optimal reconfiguration functions for column or data-bit builtin self-repair[A].Design Automation and Test in Europe[C]. Munich, Germany, 2003. 590- 595.
  • 9Semiconductor Industry Association (SIA).International technology roadmap for semiconductors(ITRS),2000
  • 10Jin-Fu Li,Jen-Chieh Yeh,Rei-Fu Huang,Cheng-Wen Wu.A built-in self-repair design for RAMs with 2-D redundancy.IEEE Transactions on Very Large Scale Integration(VLSI) Systems,June 2005,13(6):742~745

共引文献7

同被引文献27

  • 1任爱玲,凌明,吴光林,李锐.一种用于嵌入式内存测试的高效诊断算法[J].应用科学学报,2005,23(2):178-182. 被引量:7
  • 2郝跃,朱春翔,刘志镜.集成电路硅片上缺陷空间分布的分形表征[J].电子学报,1996,24(8):10-14. 被引量:2
  • 3陈国斌.基于SOC的嵌入式存储器故障修复策略[J].半导体技术,2006,31(4):260-263. 被引量:4
  • 4谢永乐,孙秀斌,王玉文,胡兵,陈光.数字集成电路的混合模式内建自测试方法[J].仪器仪表学报,2006,27(4):367-370. 被引量:13
  • 5吴志伟,邹雪城,雷鑑铭,刘勇.嵌入式存储器的内建自修复设计[J].微电子学与计算机,2007,24(2):79-81. 被引量:6
  • 6Semiconductor Industry Association (SIA). International technology roadmap for semiconductors ( ITRS ) [ DB/OL ]. Http://www. sia-online, org/home, cfm, 2005.
  • 7付祥,王达,李华伟,胡瑜,李晓维.一种嵌入式存储器的内建自修复机制[A].第四届中国测试学术会议论文集[C].河北秦皇岛,2006.15-19.
  • 8Jin_ Fn Li, Jen-Chieh Yeh, Rei-Fu Huang, Chen-Wen Wu. A built-in self-repair design for RAMs with 2-D redundancy[J].IEEE Transactions on VLSI Systems, 2005,13 (6) : 742 - 745.
  • 9K Sawada, T Sakurai, Y Uchino, K Yamada. Built-in self repair circuit for high density ASMIC [ A ]. Proceedings of the IEEE Custom Integrated Circuits Conference [ C ]. San Diego, CA, 1989.26.1/1 - 26.1/4.
  • 10Shyue-Kung Lu, Chun-lin Yang, Han-wen Lin. Efficient BISR techniques for word-oriented embedded memories with hierarchical redundancy[A]. Proceedings of the 5th IEEE/ACIS International Conference on Computer and Information Science and 1st IEEE/ACIS International Workshop on Component- Based Software Engineering, Software Architecture and Reuse [ C]. Honolulu, HI, 2006. 355 - 360.

引证文献4

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部