期刊文献+

扩展相容性扫描树中的测试响应压缩器设计

An Efficient Response Compactor for Extended Compatibilities Scan Tree Construction
下载PDF
导出
摘要 在扫描树测试技术中,对相容单元扫描移入相同的测试向量值可以显著地减少测试应用时间,但会使测试需要的引脚数和测试响应数据量增大.为了减少扫描树测试结构需要的引脚数以及测试响应数据量,同时克服错误位扩散带来的困难,在异或网络的基础上,提出一种适用于扫描树结构的测试响应压缩器.该压缩器由扩散抑制电路和异或网络构成,通过抑制电路消除错误位扩散给测试响应压缩带来的困难.最后,用实验数据从性能上分析了该测试响应压缩器的适用性,对于ISCAS89标准电路,最高将输出压缩74倍,且没有混叠产生. Scan tree techniques reduce test application time drastically by shifting the same test data into the compatible scan cells simultaneously. However, both its test pins and test response data volume increase. This paper proposes a test response compactor for extended compatibilities scan tree construction based on an XOR-network to reduce the test pins, test response data volume and to overcome the error bits diffuse problem at the same time. The proposed compactor consists of a diffusion control logic and an XOR-network. The diffusion control logic eliminates the error bits diffusion problem. Experimental results show that the proposed compactor brings 0 aliasing for ISCAS'89 benchmark circuits while the compaction ratio is up to 74X.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2009年第4期500-504,共5页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(60673085 60773207) 教育部留学回国人员科研启动基金 湖南省自然科学基金(06JJ4074)
关键词 可测试性设计 全扫描测试 扫描树 测试响应压缩 异或网络 design for testability full scan testing scan tree test response compaction XOR-network
  • 相关文献

参考文献22

  • 1Bushnell M L, Agrawal V D. Essentials of electronic testing for digital, memory, and mixed signal VLSI circuits [M]. Boston: Springer, 2005
  • 2Wang L -T, Wen X Q, Furukawa H, et al. VirtualScan: a new compressed scan technology for test cost reduction [C]// Proceedings of IEEE International Test Conference, Charlotte, 2004:916-925
  • 3Arslan B, Orailoglu A. CircularScan: a scan architecture for test cost reduction [C] //Proceedings of IEEE Design, Automation and Test in Europe Conference, Paris, 2004: 1290-1295
  • 4You Z Q, Iwagaki T, Inoue M, et al. A low power deterministic test using scan chain disable technique [J]. IEICE Transactions on Information and Systems, 2006, E89 D(6): 1931- 1939
  • 5Saxena J, Butler K M, Whetsel L. An analysis of power reduction techniques in scan testing [C] //Proceedings of IEEE International Test Conference, Baltimore, 2001:670-677
  • 6Sinanoglu O, Orailoglu A. Efficient construction of aliasing-free compaction circuitry [J]. IEEE Micro, 2002, 22 (5) : 82-92
  • 7Bhattacharya B B, Dmitriev A, Gooessel M, etal. Synthesis of single-output space compactors for scan based sequential circuits [J]. IEEE Transactions on Computer Aided Design of Integrated Circuits & Systems, 2002, 21(10) : 1171-1179
  • 8Bhattacharya B B, Dmitriev A, Goessel M. Zero-aliasing space compaction of test responses using a single periodic output [J]. IEEE Transactions on Computers, 2003, 52 (12) : 1646-1651
  • 9Saluja K K, Karpovsky M. Testing computer hardware through data compression in space and time [C] // Proceedings of International Test Conference, Philadelphia, 1983 : 83-88
  • 10Mitra S, Kim K S. X-Compact: an efficient response compaction technique [J]. IEEE Transactions on Computer Aided Design of Integrated Circuits & Systems, 2004, 23(3): 421-432

二级参考文献13

  • 1J. Rajski, J. Tyszer, C. Wang, et al. Convolutional compaction of test response. The Int'l Test Conf., Charlotte, 2003
  • 2P. Wohl, J. A. Waicukauski, T. W. Williams. Design of compactors for signature-analyzers in built-in self-test. The Int'l Test Conf. , Baltimore, 2001
  • 3P. Wohl, L. Huisman. Analysis and design of optimal combinational compactors. The VLSI Test Symposium, Napa Valley, 2003
  • 4P. Bardell, W. H. Mcanney, J. Savir. Built-In Test for VLSI:Pseudorandom Techniques. New York: John Wiley & Sons,1987
  • 5J. Rajski, J. Tyszer. The testability-preserving concurrent decomposition and factorization of Boolean expressions. IEEE Trans. Computer-Aided Design of Integrated Circuits & Systems,1992, 11(6): 778~793
  • 6S. Mitra, K. S. Kim. X-compact: An efficient response compaction technique for test cost reduction. The Int'l Test,Conf., Baltimore, 2002
  • 7S. Mitra, K. S. Kim. X-MAX: X-tolerant architecture for maximal test compression. The Int' l Conf. Computer Design, San Jose, 2003
  • 8S. Mitra, K. S. Kim. X-compact: An efficient response compaction technique. IEEE Trans. Computer-Aided Design of Integrated Circuits & Systems, 2004, 23 (3): 421 ~ 432
  • 9K. K. Saluja, M. Karpovsky. Testing computer hardware through data compression in space and time. The Int'l Test Conf., Philadelphia, 1983
  • 10B.B. Bhattacharya, A. Dmitriev, M. Goessel, et al. Synthesis of single-output space compactor for scan-based sequential circuits.IEEE Trans. Computer-Aided Design of Integrated Circuits & Systems, 2002, 21(2): 290~294

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部