期刊文献+

新的面向低功耗聚芯片上系统可重构技术

New reconfigurable technology facing on low power dissipation of SoC
下载PDF
导出
摘要 针对聚芯SoC的结构特点,提出了一种适用于聚芯SoC的面向低功耗的可重构技术。概述了可重构技术的相关研究,提出了针对聚芯SoC中片上cache的可重构技术,并详细叙述了软硬件两种实现方法,给出了与传统方法功耗比较的实验结果。实验表明,对于Qsort程序,该方法相对传统方法可以降低35.3%的功耗,对于D ijkstra程序,该方法相对传统方法也可以降低46%的功耗。 According to the characters of SoC, put forward a new reconfigurabled technology facing on low power dissipation of SoC. First summarized the related research on configurable and then gave a new reeonfigurable technology facing on low power dissipation of SoC and went into particulars on software and hardware realization. At the end, it gave an experiment. The resuits of which illustrate that to Qsort program the new method can reduce 35% power dissipation compared to traditional method and to Diikstra program the new method can reduce 46% Bower dissipation comnared to traditional method.
出处 《计算机应用研究》 CSCD 北大核心 2009年第5期1832-1834,1838,共4页 Application Research of Computers
关键词 低功耗 可重构技术 片上系统 low dissipation reconfigurable technology SoC
  • 相关文献

参考文献11

  • 1STANSFIELD T. Using multiplexers for control and data in Dfabrix [ C ]//Proc of the 13 th Conference on Field Programmable Logic Bibliography 147 and Applications (FPL). [S. l. ] : Springer-Verlag, 2003:416-425.
  • 2SHOUP R. Heterogeneous architectures and adaptive computing[ EB/ OL]. (2003). http ://www. dagstuhl. de/03301/Proceedings.
  • 3ENZLER R. Architectural trade-offs in dynamically reconfigurable processors [ D ]. Zurich : Swiss Federal Institute of Technology ,2004.
  • 4GOWN M K,BIRO L L,JACHSON D B. Power considerations in the design of the alpha 21264 microprocessor[ C]//Proc of the 35th Annum Design Automation Conference ( DAC' 98 ). Los Alamitos: [ s. n. ] ,1998:26-31.
  • 5SEGARS S. Low power design techniques for microprocessor [ C ]//Proc of IEEE International Solid-State Circuits Conference ( ISSCC'01 ). San Francisco: [ s. n. ] ,2001:4-10.
  • 6BALASUBRAMONIAN R, ALBONES D, BUYUKTOSUNOGLU A, et al. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures [ C ]//Proc of the 33rd Annual IEEE/ACM Intemational Symposium on Microarchitecture. New York : ACM Press.2000 : 245-257.
  • 7RANGANTHAN P,ADVE S,JOUPPI N P. Reconfigurable caches and their application to media processing [ C ]//Proc of the 27 th International Symposium on Computer Architecture. New York : ACM Press, 2000 : 214-224.
  • 8张毅,汪东升.一种嵌入式处理器的动态可重构Cache设计[J].计算机工程与应用,2004,40(8):94-96. 被引量:3
  • 9方亮,肖斌,柴亦飞,陈章龙,涂时亮.一种低功耗可重构Cache的重构算法[J].计算机工程与设计,2006,27(20):3894-3897. 被引量:6
  • 10范东睿,黄海林,唐志敏.嵌入式处理器TLB设计方法研究[J].计算机学报,2006,29(1):73-80. 被引量:4

二级参考文献21

  • 1Lee Hsien Hsin S. , Ballapuram Chinnakrishnan S.. Energy efficient D TI.B and data cache using semantic-aware multilateral partitioning. In: Proceedings of the ISLPED, Seoul Korea,2003, 306-311.
  • 2Synopsys Inc. Power compiler reference manual. Synopsys Inc: Technical Report Version 2001.08, 2001.
  • 3Synopsys Inc. Power compiler user guide. Synopsys Inc: Technical Report Version 2001.08, 2001.
  • 4Fan Dong-Rui, Yang Hong Bo, Gao Guang-Rong, Zhao Rong-Cai. Evaluation and choice of various branch predictors for lowpower embedded processor, Journal of Computer Science Technology, 2003, 18(6): 833-838.
  • 5范东睿.不同层面上处理器功耗评估工具的对比研究.计算机科学与技术研究生学术研讨会论文集,大连,2004,44~44.
  • 6ARM Limited. ARM1020T^TM(Rev O) technical reference manual, ARM Limited., Technical Report DD10135A, 2000.
  • 7MIPS Technologies, MIPS32 4Kc processor core data sheet.MIPS Technologies: Technical Report MD00039-2B-4KCDTS-01.07, 2004.
  • 8Clark L. T. , Choi B. , Wilkerson M.. Reducing translation lookaside buffer active power. In: Proceedings of the ISLPED,Seoul Korea, 2003, 10-13.
  • 9Toni Juan et al., Reducing TLB power requirements, In: Proceedings of the ISLPED, Monterey California, 1997, 196-201.
  • 10Chen J. B. et al.. A simulation hased study of TLB performance. In: Proceedings of the ISCA, Queensland Australia,1992, 114-123.

共引文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部