期刊文献+

基于FPGA高精度时间间隔测量系统的设计与实现 被引量:7

Design and Realization of High Precise Time Interval Measure System Based on FPGA
下载PDF
导出
摘要 文中利用逻辑门延迟线法,设计了一个集成在FPGA内部的高精度时间间隔测量的模块。该设计可以实现对时间间隔的高精度测量,并采用激光测距法对测量结果进行检验。该方法具有简单灵活、体积小等优点,可用于高精度激光测距、无源高精度定位等应用场合。 The lecture uses the method of logic gate delay line to design a module of high precise time interval measuring, which is integrated on a single FPGA. The design can implement high precise time interval measuring and use the method of laser measuring distance to check the result. The design has the advantages of simplexes, agility and small bulk, etc. It can be used in many application situations, such as high precise laser measuring distance, passive high precise orientation etc.
出处 《弹箭与制导学报》 CSCD 北大核心 2009年第2期299-302,共4页 Journal of Projectiles,Rockets,Missiles and Guidance
关键词 时间间隔 FPGA 激光测距 time interval FPGA laser measuring distance
  • 相关文献

参考文献4

二级参考文献47

  • 1Zhou Wei.et al. Some New Method for Precision Tune Interval Measurement. Proceedings of the 1997 IEEE International Frequency Control Symposium, pp418 - 421,1997.
  • 2Ryszard Szplet, Jozef Kalisz. Interpolating Tune Counter with 100 ps Resolution on a Single FPGA Device. IEEE Transactions on Instrumentation and Measurement. Vol.49, No.4, AUG 2000, pp879-882.
  • 3Zhou Wei, et al. Some New Development of Precision Frequency Measurement Technique. Proceedings of the 1995 IEEE International Frequency Control Symposium, pp354- 359,1995.
  • 4Rahkonen TE,et al. The use of stabilized CMOS delay lines for the digitization of short time intervals[J]. IEEE Journal of Solid-State Circuits, 1993, 28(8): 887.
  • 5Sasaki O,et al . A high-resolution TDC in TKO BOX system[J]. IEEE Trans on Nucl Sci, 1988,35(1).
  • 6Bailly P,et al. A 16-channel digital TDC chip[C]. Conference Record of the IEEE Nuclear Science Symposium 1997.
  • 7Mota M,et al. A high-resolution time interpolator based on a Delay Locked Loop and an RC delay line[J]. IEEE Journal of Solid-State Circuits, 1999,34(10): 1360.
  • 8Arai Y, et al. A time digitizer CMOS gate-array with a 250 ps time resolution[J]. IEEE Journal of Solid-State Circuits, 1996,31(2): 212.
  • 9Maatta K,Kostamovaara J.IEEE Trans.Instrum.Meas.,1998,47:521
  • 10Kalisz J,Szplet R,Pelka R et al.IEEE Trans.Instrum.Meas.,1997,46:851

共引文献100

同被引文献34

引证文献7

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部