期刊文献+

90nm工艺互连线CMP金属厚度偏离统计学分析(英文)

A 90nm Process Interconnect Statistical Analysis for Metal Thickness Variation in CMP
原文传递
导出
摘要 亚100纳米工艺下CMP在铜双大马士革工艺中导致的金属厚度偏离对互连线信号完整性具有严重影响。为实现90纳米工艺下互连线精确仿真,本文提出了一种新的互连线分析算法。该方法通过估计寄生参数分布的均值和方差,实现了金属厚度偏离对互连线性能影响的统计学分析。TCAD工艺仿真试验表明该方法可有效实现对90纳米工艺互连线的精确仿真。 CMP used in copper Damascene process make metal thickness variability through full - chip se- verely because of pattern dependant within die. For accurate interconnect metric in 90nm process, we propose a novel method which can implement statistical analysis for the impact of metal thickness variation in CMP efficiently , by modeling interconnect with the parasitical parameters' means and standard deviations extracted from TCAD. Experiment shows the method is very practical interconnect simulation in 90nm process.
出处 《功能材料与器件学报》 CAS CSCD 北大核心 2009年第2期169-174,共6页 Journal of Functional Materials and Devices
关键词 CMP 互连线 统计学分析 CMP interconnect statistical Analysis
  • 相关文献

参考文献9

  • 1Jianfeng Luo, Subarna Sinha, et al., An IC Manufacturing Yield Model Considering Intra- Die Variations [ A ]. Proceedings Of The 43rd Annual Conference On Design Automation. Annual ACM IEEE Design Automation Conference [ C]. San Francisco, CA, USA, 2006. 749-754.
  • 2Keith A Bowman, James D Meindl. Impact of Within - Die Parameter Fluctuations on Future Maximum Clock Frequency Distributions[ A]. Proceedings of the IEEE 2001 Custom Integrated Circuits Conference. IEEE 2001 Custom Integrat ed Circuits Conference[C]. San Diego, CA, USA,2001, 229 - 232.
  • 3Kanak Agarwal, Mridul Agarwal, et al. Statistical Interconnect Metrics for Physical Design Optimization [ J ]. IEEE Transactions on CAD, 2006,25 : 1273 - 1288.
  • 4Stine B, Ouma D, Divecha R,et al. A Closed -form Analytic Model for ILD Thickness Variation in CMP Processes [ A ]. Second International Chemical- Mechanical Polish (CMP) for ULSI Multilevel Interconnection Conference (CMP - MIC) [ C]. Santa Clara, CA, 1997. 266 -273.
  • 5Tamba Tugbawa, Tae Park, et al. A Mathematical Model of Pattern Dependencies in Cu CMP Processes [ A ]. Proceedings of CMP Symposium, Electrochemical Society Meeting [C]. Honolulu, HI, USA, 1999. 605-615.
  • 6Luo J. “Integrated modeling of chemical mechanical planarization for IC fabrication: from particle to die and wafer scales[D]. Ph. D. Dissertation, Dept. of Mechanical Engineering, University of California at Berkeley USA, in preparation, 2003.
  • 7Qinwei Xu , Pinaki Mazumder. Efficient Macromodeling for On - Chip Interconnects [ A ]. Proceedings of 7th Asia and South Pacific Design Automation Conference and 15th International Conference on VLSI Design[ C]. Bangalore, India, 2002. 561 -566.
  • 8Peng Rong, Sun Lingling, et al. New Improved Macromod- clings for On - chip RLC Interconnects[ A]. IEEE 2005 International Symposium on Microwave, Antenna, Propagation and EMC Technology for Wireless Communication [ C ]. Beijing, China,2005, 2.919 - 922.
  • 9Sun Lingling, Peng Rong. Crosstalk estimation in deep sub -micron VLSI [ A ]. Proceedings on of IEEE 4th International Conference of Microwave and Millimeter Wave Technology[ C]. Beijing, China, 2004. 891 -894.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部