期刊文献+

面向系统芯片测试的微处理器结构设计

Microprocessor design for system-on-a-chip testing
下载PDF
导出
摘要 采用内嵌微处理器作为测试控制器来测试系统芯片可以提高测试精度和速度,降低测试成本。提出在微处理器结构上做改进,设计了测试数据接口和测试数据解压单元,可以对SOC测试起支持作用。实验结果表明所增加的硬件在电路面积上可接受,对电路性能没有影响,而且对微处理器的正常功能没有任何影响。 To improve the quality of system-on-a-chip testing,embedded microprocessor can be used as testing controller.In order to support this testing methodology,the architecture of microprocessor embedded in system-on-a-chip is designed,including the design of test data transfer interface and test data decompress unit.The experiment show that it can do the test correctly on the cost of acceptable area overhead and none performance overhead.
作者 王党辉
出处 《计算机工程与应用》 CSCD 北大核心 2009年第13期81-83,89,共4页 Computer Engineering and Applications
基金 陕西省自然科学基金No.2005F47~~
关键词 系统芯片 测试 微处理器 结构 system-on-a-chip testing microprocessor architecture
  • 相关文献

参考文献7

  • 1Moore G.VLSI:some fundamental changes[J].IEEE Spectrum,1979,16(4).
  • 2International Roadmap Committee.The international technology roadmap for semiconductors 2006 edition executive suramary[R/OL].2006.http://public.itre.net/Files/2006ITRS/Home2006.htm.
  • 3Ungar L Y,Ambler T.Economics of built-in self-test[J].IEEE Design & Test of Computer,2001-09-10:70-80.
  • 4Krstic A,Chen Li,Lao Wei-Cheng,et al.Embedded software-based self-test for programmable core-based designs[J].IEEE Design & Test of Computer,2002,19(4):18-27.
  • 5Papachristou C A,Martin F,Nourani M.Microproceasor baaed testing for core-besed system on chlp[C]//Proceeding of Design and Automaton Conference,1999:586-591.
  • 6Wang Danghui,Fan Xiaoya,Gao Deyuan.Microproeessor based self schedule and parallel BIST for system-on-a-chip[C]//ntemational Conference on Embedded System and Software,Xi'an,China,2005,12:299-307.
  • 7Jas A,Touba N A.Using an embedde processor for efficient determiniatic testing of Systems-on-a-Chip[C]//International Conference on Computer Design,1999:418-423.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部