基于FPGA的UART IP核的设计实现

Design and Implementation of UART IP Kernel Based on FPGA

随着IC设计技术的发展,IP已经成为SOC设计的关键技术,利用已有IP可大大提高SOPC设计的效率和能力。UART是广泛使用的串行数据通信电路,一般说来,该接口由硬件(UART专用芯片)实现。采用VerilogHDL语言,结合有限状态机的设计方法来实现UART的IP核,将其核心功能集成到FPGA上,使整体设计紧凑、小巧,实现的UART功能稳定、可靠。

With the development of IC design technology, IP has become the key technology for SOC design, and it could greatly improve the efficiency and ability of the SOPC design. UART is a widely-used serial communication circuit, and generally implemented by specific UART chip. This UART IP kernel is implemented with VerilogHDL, and the main functions are integrated on FPGA by combining the design technique of finite state machine, thus making the structure compact and small, the function of VART IP kernel reliable and stable.