期刊文献+

三维片上网络拓扑研究 被引量:4

Research on Topologic Architecture of Three-Dimensional Network on Chip
下载PDF
导出
摘要 三维片上网络是集成电路领域的新技术,用于解决目前片上系统集成度越来越高所面临的通信瓶颈。本文介绍了当前三维片上网络的拓扑和相关技术,提出了三种新型的基于DeBruijn图的拓扑,并对各种拓扑的性能参数进行了比较。 The three-dimensional network on chip is a new technology in VLSI, in order to solve the communication challenges of system on chip caused by high integration. The state of the art topologies and relative techniques for 3D NoC are introduced in this area, three novel 3D topologies based on De Bruijn graph are proposed, and the performance parameters of these topologies are compared.
出处 《电信科学》 北大核心 2009年第4期39-44,共6页 Telecommunications Science
基金 国家"863"计划基金资助项目(No.2007AA01Z291) 自然科学基金资助项目(No.60873076)
关键词 片上网络 三维封装 拓扑 network on chip, 3D package, topologic architecture
  • 相关文献

参考文献6

  • 1翁寿松.3D封装的发展动态与前景[J].电子与封装,2006,6(1):8-11. 被引量:13
  • 2Dong Minjang, Ryu C, Lee K Y, et ol. Development and evaluation of 3D SiP with vertically interconnected through silicon vias. In: Electronic Components and Technology Conference, Reno, USA, 2007
  • 3Stanley F B, Pratim P P. Networks-on-chip in a three- dimensional environment: a performance evaluation. IEEE Transaction on Computer, 2009
  • 4Sharifi A, Nadooshan R S, Azadl H S. The shuffle-exchange Mesh topology for 3D NoCs. In: International Symposium on Parallel Architectures, Mgorithms, and Networks, Sydney, Australia, 2008
  • 5Matsutani H, Koibuchi M, Amano H. Tightly-coupled multi-layer topologies for 3D NoCs. In: International Conference on Parallel Processing, Xi 'an, China, 2007
  • 6Hosseinabady M, Kakoee M R, Mathew J, et al. Reliable network- on-chip based on generalized De Bruijn graph. In: Proceedings of IEEE International High Level Design Validation and Test Workshop, California, USA, 2007

二级参考文献1

共引文献12

同被引文献45

  • 1刘有耀,韩俊刚.超立方体双环互连网络及路由算法[J].计算机应用研究,2009,26(3):997-1000. 被引量:4
  • 2欧阳一鸣,刘蓓,齐芸.三维片上网络测试的时间优化方法[J].计算机研究与发展,2010,47(S1):332-336. 被引量:4
  • 3封国强,蔡坚,王水弟.硅通孔互连技术的开发与应用[J].电子与封装,2006,6(11):15-18. 被引量:8
  • 4BENINI L,MICHELI G De.Network on chips:a new SoC paradigm[J].IEEE Journal of Computer,2002,35(1):70-78.
  • 5DAVIS W R,WILSON J,MICK S,et al.Demystifying 3D ICs:the pros and cons of going vertical[J].IEEE Design and Test of Computers,2005,22(6):498-510.
  • 6FIKOTA S,NOMURA K,ABE K,et al.3d on-chip networking technology based on post-silicon devices for future networks-on-chip[C]//Proceedings of the 2006 IEEE International Conference on Nano-Networks and Workshops.Lausanne:IEEE,2006:1-5.
  • 7LGOR L,SUBHASISH M,THOMAS H,et al.A low-overhead fault tolerance scheme for tsv-based 3d network on chip links[C]//Proceedings of the IEEE/ACM International Conference on Computer-Aided Design.San Jose:IEEE,2008:598-602.
  • 8FEERO B,PANDE P P.Networks-on-chip in a three-dimensional environment:a performance evaluation[J].IEEE Transactions on Computers,2009,58(1):32-45.
  • 9MATSUTANI H,KOIBUCHI M,AMANO H.Tightly-coupled multi-layer topologies for 3-D NoCs[C]//Proceedings of the IEEE International Conference on Parallel Processing.Xi'an:IEEE,2007:75-79.
  • 10HU Jin-cao,MARCULESCU R.Energy-and performanceaware mapping for regular NoC architectures[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2005,24(4):551-562.

引证文献4

二级引证文献29

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部