期刊文献+

针对片上网络组播通信模型的设计与仿真

Design and Simulation of a Multicast Communications Model for NoC
下载PDF
导出
摘要 文章提出了一种针对片上网络的组播通信模型,能够为片上网络提供无死锁的通信。该模型能显著减少总通信量,增加通道利用率;在测试模式下,能有效节省测试时间。将该模型仿真应用到二维带环网格拓扑结构的片上网络中,试验结果表明,该模型较单播通信具有更小的平均传输延迟和更高的吞吐量。 A model of multicast communications is proposed for NoC (networks on chip) to provide communications to guarantee deadlock-free routing. Multicast model has the capability of reducing traffic remarkably, increasing utilization ratio of channels and decreasing testing time in test mode. Modeling of the multicast communications were simulated and applied on 2D Torus NoC. Experimental results demonstrate that our communications model has lower average communication latency and higher throughputthan unicast communications.
出处 《电信科学》 北大核心 2009年第4期56-61,共6页 Telecommunications Science
基金 国家自然科学基金重点项目(No.60876028 No.60633060) 国家"863"高技术研究发展计划基金资助项目(No.2007AA01Z113 No.2007AA01Z113-1)
关键词 片上网络 组播通信 无死锁 路由算法 networks on chip, multicast communication, deadlock-free, routing algorithm
  • 相关文献

参考文献1

二级参考文献15

  • 1L Benini and G De Micheli. Networks on chips: a new SoC paradigm. IEEE Gomputer, Jan. 2002: 70~78.
  • 2S Kumar, A Jantsch, J Soininen, et al. A network on chip architecture and design methodology. IEEE Gomputer Society Annual Symposium on VLSI, 2002:105~112.
  • 3David E Guller, Jaswinder Pal Singh, Anoop Gupta. Parallel Gomputer Architecture: A Hardware/Software Approach. Morgan Kaufman, Ghina Machine Press, 2003.
  • 4P Guerrier and A Grenier. A Generic Architecture for OnGhip Packet-Switched Interconnections. Proc. IEEE Design Automation and Test in Europe, 2000: 250~256.
  • 5David A Patterson, John L Hennessy. Gomputer Architecure: A Quantitive Approach. Morgan Kanfman, Ghina Machine Press, 2002.
  • 6M Roncken. Defect-oriented Testability for Asynchronous ICs. Proceedings of the IEEE, 1999,87(2): 363~375.
  • 7Yixin Zhao, Ying Liu, Xia Yin, Jianping Wu. A feasible distributed test system applied in routing protocol test. 5th IEEE International Conference on High Speed Networks and Multimedia Communications, July 2002: 172~176.
  • 8E J Marinissen, V Iyengar, K Chakrabarty. A set of benchmarks for modular testing of SOCs. IEEE International Test Conference, Oct. 2002: 519~528.
  • 9M B Tahoori, S Mitra, S Toutounchi, E J McCluskey. Fault grading FPGA interconnect test configurations. Proceedings of International Test Conference, 2002: 608~617.
  • 10Sandeep Koranne. A Novel Reconfigurable Wrapper for Testing of Embedded Core-Based SOCs and its Associated Scheduling Algorithm. Journal of Electronic Testing: Theory and Applications 18, August 2002: 415~434.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部