期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一种提高测试序列质量的方法 被引量：1

A New Approach to Improve the Quality of Test Sequence
下载PDF
导出
摘要 针对电路测试序列质量低而导致测试费用高的问题,提出了修改扫描选择子序列提高测试序列质量的方法.通过组合测试集转化生成测试序列,研究分析组合测试集与转化测试序列的质量.通过修改测试序列的扫描选择子序列,使其能在相同的测试时间内检测更多故障,减少测试所需时间,降低测试费用.基准电路实验结果表明,应用本文方法测试序列质量明显提高,相同故障覆盖率下,所需测试时间仅为典型方法的50%. According to the problem of the significant increasing testing cost of VLSI caused by the low test quality, this paper proposes a novel approach to improve the test sequence quality for scan circuits. Combination test set is transferred into the test sequence and the result sequence can detect more faults under same time cycle. The quality of test is researched at the same time, and a new approach is proposed to improve the test sequence quality by modify the scan select sub-sequence. Experiment result of benchmark circuits shows that the proposed method improves the quality of the test seauence significantly
作者 刘煜坤 张礼勇 张旭
机构地区 哈尔滨理工大学测控技术及通信工程学院
出处 《哈尔滨理工大学学报》 CAS 北大核心 2009年第2期86-89,94,共5页 Journal of Harbin University of Science and Technology
基金 国家重点实验室基金(51487020104)
关键词 集成电路 测试序列 测试质量 故障仿真 integrated circuit test sequence test quality fault simulation
分类号 TP206 [自动化与计算机技术—检测技术与自动化装置]
  • 相关文献

参考文献8

  • 1TSENG C W, MCCLUSKEY E J. Muhiple-output Pm-pagation Transition Fault Test [ C ]//Proc. Int. Test Conf., 2001 : 358 - 366.
  • 2NIERMANN T, PATEL J H. HITEC: A Test Generation Package for Sequential Circuits[ C]//Proc. Eur. Design Automation Conf. , 1991:214 -218.
  • 3VENKATARAMAN S, SIVARAJ S, AMYEEN E, et al. An Experimental Study of N-detect Scan ATPG Patterns on a Processo[ C ]//Proc. 22nd VLSI Test Syrup., 2004:23 - 28.
  • 4AHMED N, TEHRANIPOOR M. Improving Transition Delay Test Using a Hybrid Method[ J]. IEEE Design & Test of Computers, 2006, 23(5) :402 -412.
  • 5杨德才,谢永乐,陈光.FFT处理器的一种扫描内建自测试方案[J].仪器仪表学报,2008,29(2):299-303. 被引量：3
  • 6李西峰,谢永乐.模拟VLSI电路参数型故障的测试方法[J].系统仿真学报,2008,20(20):5576-5580. 被引量：2
  • 7YANG Bo, WU Kaijie, KARRI R. Secure Scan: A Design-for- Test Architecture for Crypto Chips[J]. IEEE Computer-Aided Design of Integrated Circuits and Systems Transactions on, 2006, 25 (10) :2287 -2293.
  • 8BENWARE B, SCHUERMYER C, TAMARAPALLI N, et al. Impact of Multiple-detect Test Patterns on Product Quality [ C ]// Proc. Int. Test Conf., 2003 : 1031 - 1040.

二级参考文献20

  • 1王承,陈光,谢永乐.小波-神经网络在模拟电路故障诊断中的应用[J].系统仿真学报,2005,17(8):1936-1938. 被引量：34
  • 2肖继学,陈光,谢永乐.FFT处理器的算术测试与可测性设计[J].仪器仪表学报,2007,28(4):657-662. 被引量：7
  • 3FENG C, MUZIO J C, LOMBARDI F. On the testability of the array structures for FFT computation[J]. J. Electron. Testing: Theory and Application, 1993, 4 ( 3 ) : 215-224.
  • 4LU S K, SHIH J S, HUANG S C. Design for testabilit, and fault-tolerant techniques for FFT processors [ J ] IEEE Trans. VLSI Systems, 2005,13 (6) :732-741.
  • 5LI J F, LU S K, HWANG S A, et al. Easily testable and fault-tolerant FFT butterfly networks [ J ]. IEEE Trans. Circuits and Systems Ⅱ:Analog and Digital Signal Processing, 2000,47 ( 9 ) :919-929.
  • 6LU S K, YEH C H, LIN H W. Efficient built-in self-test techniques for memory-based FFT processors [ C ]. Proc. Pacific Rim International Symposium on Dependable Computing, Tahiti, France, 2004,321-326.
  • 7GUPTA S, RAJSKI J, TYSZER J. Arithmetic additive generators of pseudo-exhaustive test patterns [ J ]. IEEE Trans. Computers, 1996,45 (8) :939-949.
  • 8MUKHERJEE N, RAJSKI J, TYSZER J. Testing schemes for FIR filter structures [ J ]. IEEE Trans. on Computers, 2001,50( 7 ) :674-688.
  • 9BAKALIS D, NIKOLOS D, KAVOUSIANOS X. Test response compaction by an accumulator behaving as a multiple input non-linear feedback shift register[ C ]. International Test Conference, Atlantic, 2000,804-811.
  • 10B K S V L Varaprasad, L M Patnaik, H S Jamadagni, V K Agrawal.A New ATPG Technique (Expotan) for Testing Analog Circuits [J]. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems (S0278-0070), 2007, 26(1): 189-196.

共引文献3

同被引文献14

  • 1彭喜元,俞洋.基于变游程编码的测试数据压缩算法[J].电子学报,2007,35(2):197-201. 被引量：33
  • 2CHANDRA A, CHAKRABARTY K. System-on-a-Chip Test Data Compression and Decompression Architectures Based on Golomb Codes [ J ]. IEEE Transitions on CAD of Integrated Circuits and System ,2001,20( 3 ) :355 - 368.
  • 3JAS A, GHOSH-DASTIDAR J, TOUBA N. Scan Vector Compres- sion/Decompression Using Statistical Coding [ C ]//Proc. VLSI Test Symposium, San Diego, CA, April, 1999 : 114 - 120.
  • 4JAS A, TOUBA N. Test Vector Decompression via Cyclical Scan Chains and Its Application to Testing Core-based Designs [ C ]// Proc. Int. Test Conf., Washington DC, October, 1998:458 -464.
  • 5NOURANI M, TEHRANIPOUR M. RL-Huffman Encoding for Test Compression and Power Reduction in Scan Application [ J ]. ACM Transaction on Design Automation of Electronic Symposium, 2005,10 (1) :91 -115.
  • 6CHANDRA A, CHAKRABARTY K. Test Data Compression and Test Resource Partitioning for System-on-a-chip Using Frequency- directed Run-length (FDR) Codes[ J]. IEEE Transitions on Com- puters ,2003,52 ( 8 ) : 1076 - 1088.
  • 7ROSINGER P,GONCIARI P,A1-HASHIMI B,NICOLICI N. Sim- ultaneous Reduction in Volume of Test Data and Power Dissipation for System-on-a Chip [ J ]. Electron Letters, 2001,37, ( 24 ) : 1434 - 1436.
  • 8TEHRANIPOUR M, NOURANI M,CHAKRABARTY K. Nine-co- ded Compression Technique for Testing Embedded Cores in SOCs [J]. IEEE Transitions on Very Large Scale Integration Systems, 2005, 13(6) :719 -731.
  • 9LI L, CHAKRABARTY K. Test Data Compression Using Dictiona- ries with Fixed Length Indices[ C]//Proc. VLSI Test Symposium, Napa Valley,CA,April, 2003:219 -224.
  • 10KAVOUSIANOS X, KALLIGEROS E, NIKOLOS D. Optimal Se- lective Huffman Coding fur Test-data Compression [ J ]. IEEE Transactions on Computers, 2007,56 ( 8 ) : 1146 - 1152.

引证文献1

二级引证文献1

哈尔滨理工大学学报
2009年 第2期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部