期刊文献+

并行计算模型参数动态分析软件包设计

Design of Dynamic Analysis Toolkit for Parallel Computational Model Parameters
下载PDF
导出
摘要 并行计算模型的发展引入越来越多的模型参数。对并行计算模型参数动态采集分析软件包DEMPAT的整体框架进行研究,实现基于硬件性能计数器的存储层次参数采集模块。实验表明,该模块能够准确快速地获取存储层次参数且具有较好的可移植性。 More and more parameters are introduced with the development of parallel computational model. This paper carries out researches on the framework of a Dynamic Execution and Machine Parameter Analysis Toolkit(DEMPAT) for parallel computational model parameters. A portable memory hierarchy parameter acquisition module is implemented, which shows high speed and accuracy in the experiments.
出处 《计算机工程》 CAS CSCD 北大核心 2009年第10期30-32,共3页 Computer Engineering
基金 国家自然科学基金资助项目(60303020 60533020) 国家"863"计划基金资助项目(2006AA01A102 2006AA01A125) 北京邮电大学网络与交换技术国家重点实验室开放课题基金资助项目(2005-05)
关键词 并行计算模型 机器参数 存储层次 parallel computational model machine parameter memory hierarchy
  • 相关文献

参考文献9

  • 1Zhang Yunquan, Chen Guoliang, Sun Guangzhong, et al. Models of Parallel Computation: A Survey and Classification[J]. Frontiers of Computer Science in China, 2007, 1(2): 156-165.
  • 2Chilimbi T M, Hill M D, Larus J R. Cache-conscious Structure Layout[C]//Proc. of the ACM SIGPLAN Conference on Programming Language Design and Implementation. New York, USA: ACM Press, 1999: 1-12.
  • 3KOJAK Group. KOJAK Patterns[EB/OL]. (2007-10-31 ). http://www. fz-juelich.de/j sc/koj ak/performance_props.
  • 4Asanovic K, Bodik R, Catanzaro B C, et al. The Landscape of Parallel Computing Research: A View from Berkeley[R]. EECS Department, University of California, Berkeley, USA, Tech. Rep.: UCB/EECS-2006-183. 2006-12-18.
  • 5Saavedra R H, Smith A J. Measuring Cache and TLB Performance and Their Effect on Benchmark Runtimes[J]. IEEE Transactions on Computers, 1995, 44(10): 1223-1235.
  • 6Yotov K, Pingali K, Stodghill E Automatic Measurement of Memory Hierarchy Parameters[C]//Proc. of the ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems. New York, USA: ACM Press, 2005: 181-192.
  • 7Dongarra J, Moore S, Mucci P, et al. Accurate Cache and TLB Characterization Using Hardware Counters[C]//Proc. of the International Conference on Computational Science. Heidelberg, Germany: Springer, 2004: 432-439.
  • 8侯晓吻,张云泉.基于PAPI并行程序性能数据收集、显示与分析的工具软件包框架的研究[C]//2005中国计算机大会论文集.北京:清华大学出版社,2005.
  • 9Intel Corporation. Intel Pentium 4 Processors 570/571, 560/561, 550/551, 540/541, 530/531 and 520/521 Supporting Hyper-threading Technology[EB/OL]. (2005-05-10). http://www.intel.com/ design/Pentium4/datashts/302351 .htm.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部