期刊文献+

一种基于改进RAS架构的SOC测试方法

A SOC test method based on improved RAS architecture
下载PDF
导出
摘要 为了同时解决目前SOC测试工作中面临的测试数据量、测试功耗、测试时间三方面的难题,提出一种基于random access scan架构的SOC测试方法.该方法通过改进扫描单元的结构,减少了硬件开销,同时利用列地址信号来控制测试过程,减少测试数据量和测试时间.在ISCAS 89基准电路上进行的实验表明,该方法与传统的串行扫描技术相比,平均数据压缩率可以达到55%,测试速度提升2倍以上,同时,其测试的平均功耗几乎可以忽略不计. A new random access scan approach is developed to reduce test data volumes, scan power dissipations and test application time. Through improving the RAS scan cell structure, hardware overhead can be reduced, but at the same time test data volumes and test application time can be reduced by the use of the column address signal. Experiments on ISCAS'89 benchmark circuits have shown an average reduction of 55% in test data volumes and an average reduction of 52% in the test application time compared with the serial scan method; meanwhile, the average test power dissipations can be ignored.
出处 《中国科学技术大学学报》 CAS CSCD 北大核心 2009年第5期552-557,共6页 JUSTC
基金 国家自然科学基金(60876028) 国家自然科学基金重点项目(60633060) 安徽省自然科学基金(090412034)资助
关键词 随机访问扫描 测试数据量 测试功耗 测试时间 random access scan test data volume test power dissipation test application time
  • 相关文献

参考文献9

  • 1Sinanoglu O, Bayraktaroglu I, Orailoglu A. Test power reduction through minimization of scan chain transitions [C]//Proceedings of the 20th VLSI Test Symposium. Washington: IEEE Computer Society, 2002: 166-171.
  • 2Chandra A, Chankrabarty K. Combining low-power scan testing and test data compression for system-on-achip[C]// Proceedings of 38th Conference on Design Automation. New York: ACM Press, 2001: 166-169.
  • 3Chandra A, Chankrabarty K. System-on-a-chip test data compression and decompression architectures based on Golomb codes [J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 2001, 20(3): 355-368.
  • 4Dabholkar V, Charkravarty S, Pomeranz I, et al. Techniques for minimizing power dissipation in scan and combinational circuits during test application[J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 1998, 17(12): 1 325- 1 333.
  • 5Nrayanan S, Breuer M A. Reconfigurable scan ains: a novel approach to reduce test application time [C]// Proceedings of International Conference on Computer Aided Design. Los Alamitos: IEEE Computer Society, 1993: 710-715.
  • 6Baik D H, Saluja K K, Kajihara S. Random access scan: a solution to test power, test data volume and test time[C]// Proceedings of the 17th International Conference on VLSI Design. Los Alamitos: IEEE Computer Society, 2004: 883-888.
  • 7Lin S P, Lee C L, Chen J E. A cocktail approach on random access scan toward low power and high efficiency test[C]// Proceedings of 2005 IEEE/ACM International Conference on Computer Aided Design. Washington: IEEE Computer Society, 2005 : 94-99.
  • 8Hamzaoglu I, Patel J H. Test set compaction algorithms for combinational circuits [J]. IEEE Transactions on Computer-Aided Design Circuits and Systems, 2000, 19(8): 957-963.
  • 9Hu Y, Han Y H, Li H W, et al. Compression scan co-design for reducing test data volume, scan-in power dissipation and test application time [J]. IEICE Transactions on Information and Systems, 2006, E89- D(10): 2 616-2 625.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部