期刊文献+

基于埋置式基板的三维多芯片组件的翘曲研究 被引量:2

Warpage of Three-Dimensional Multi-Chip Module Based on Embedded Substrate
下载PDF
导出
摘要 采用粘塑性有限元焊球模型以及大形变理论研究了三维多芯片组件(3D-MCM)的翘曲形态特征及其成因,结果表明基板腔室的存在使埋置式基板形成了双弓形翘曲形态,焊球的粘塑性使组件在温度循环中出现了翘曲回滞现象.基板中心空腔能改变基板翘曲形态,有利于减小基板翘曲,并有利于提高倒扣焊器件的热机械可靠性.底充胶能够增强3D-MCM的互连强度,并且能够有效降低3D-MCM温度循环后的残留翘曲度.底充胶的热膨胀系数(CTE)过高可能引发3D-MCM新的失效模式.3D-MCM的云纹干涉实验结果与数值分析结果相符较好. The warpage issue of three-dimensional multi-chip module (3D-MCM) was discussed by using finite element (FE) simulation with viscoplastic solder model and large deformation theory. The comparison results show that the existence of the cavity in the embedded substrate results in the double-bow warpage mode of substrate, the viscoplasficity of solder balls results in the residual warpage of 3D-MCM during the temperature cycling. The cavity in the center of substrate can decrease the warpage of 3D- MCM.The application of underfill could strengthen the interconnection between device and subslrate, and decrease the residual warpage of 3D-MCM after temperature cycling.However,the large CTE (coefficient of thermal expansion) of underfill might incur other new failure models. Finally experimental results by Moir6 fringes pattern validated the predication of warpage by the simulation with viscoplastic solder model.
出处 《电子学报》 EI CAS CSCD 北大核心 2009年第5期1006-1012,共7页 Acta Electronica Sinica
基金 微系统国家级实验室基金(No.9140A18050607ZK3403) 上海市基础研究重点项目基金(No.08JC1422000)
关键词 三维多芯片组件 埋置式基板 翘曲 有限元模拟 热机械可靠性 云纹干涉 3D-MCM embedded substrate warpage FE simulation theemo-mechanical reliability Moiré fringes
  • 相关文献

参考文献15

  • 1Bhattacharya S K,Ume I C,Dang A X H.Warpage measurement of large area multitilted silicon substrates at various processing conditions[J].IEEE Transactions on components and packaging Technology,2000,23(3):497-504.
  • 2Zhang X,Pard S,Judy M W.Accurate assessment of packaging stress effects on MEMS sensors by measurement and sensorpackage interaction simulations[J].Journal of Microelectromechanical Systems,2007,16(3):639-649.
  • 3Tsai M Y,Huang C Y,Chiang C Y,Chen W C,Yang S S.Hygro-thermal warpages of COG package with nonconductive paste adhesive[J].IEEE Transaclions on Components and Packaging Technologies,2007,30(3):517-525.
  • 4Zhang X,Tee T Y,Zhou J J.Novel process warpage modeling of matrix stacked-die BGA[J].IEEE Transactions on Advanced Packaging,2006,29(2):232-239.
  • 5Tee T Y,Baraton x,Lim M,Ng H S,Zhong Z W.Design analysis and optimization of wirebond stacked die BGA packages for improved board level solder joint reliability[A].Proc.of EuroSimE Conference[C].France:IEEE CPMT Society European Commission,2003.207-213.
  • 6Mouslfy R F.A shadow moiré techaique for the measurement of damage in composites[J].Composite Structures,1985,4(3):231-244.
  • 7Ume C,Marin T,Gatro J.Finite element analysis of PWBwarpage due to the solder masking process[J].IEEE Trans-CPMT-A,1997,20(2):295-306.
  • 8Powell R E,Ume I C.Simultaneous measurement of PWB and chip package warpage using automatic image segmentation[J].IEEE Transactions on Components and Packaging Technologies,2007,30(3):500-508.
  • 9Egan E,Kelly G,Donovan T,Murtagh D,Herard L.Response surface methodology for matrix PBGA warpage prediction[A].Proc.of Inter Society Conference on Thermal Phenomena[C].Las Vegas,NV,USA:IEEE CPMT Society,2000.377-384.
  • 10Pohl J,Graml M,Strobel P,Steiner R,Pressel K,Stoeckl S.Ofner G,Lee C.Package optimization of a stacked die flip chip based test package[A].IEEE Electronics Packaging Technology Conference[C].Singapore:IEEE Reliability/CPMT/ED Singapore Chapter,2004.590-594.

二级参考文献19

  • 1顾靖,王珺,陆震,俞宏坤,肖斐.芯片叠层封装的失效分析和热应力模拟[J].Journal of Semiconductors,2005,26(6):1273-1277. 被引量:23
  • 2田民波,梁彤翔,何卫.电子封装技术和封装材料[J].半导体情报,1995,32(4):42-61. 被引量:38
  • 3严伟,禹胜林,房迅雷.基于LTCC技术的三维集成微波组件[J].电子学报,2005,33(11):2009-2012. 被引量:37
  • 4曹玉生,于海平,施法中.3D MCM热分析技术的研究[J].微计算机信息,2006,22(04Z):191-193. 被引量:7
  • 5张亚金,郭芳,王海.高速多功能信号处理MCM的设计与制作[J].半导体技术,2006,31(5):385-386. 被引量:2
  • 6Cheng Yingjun, Xu Gaowei, Zhu Dapeng,et al. Thermo-mechanical reliability study of high I/Os flip chip on laminated substrate based on FEA, RSM and interracial fracture mechanics. Sixth International Conference on Electronics Packaging Technology, Shenzhen, China, 2005 : 459
  • 7Zhang X W. Thermo-mechanical finite element analysis in a multichip build up substrate based package design. Microelectronics Reliability, 2004, (44) : 611
  • 8Zhang Xueren,Tee Tongyan, Zhou Jiang. Novel process warpage modeling of matrix stacked-die BGA. IEEE Transactions on Advanced Packaging, 2006,29 (2) : 282
  • 9Chong D Y R,Lim B K,Rebibis K J,et al. Development of a new improved high performance flip chip BGA package. IEEE 2004 Electronic Components and Technology Conference, 2004 : 1174
  • 10Harman G G. Wire bonding in microelectronics. 2nd ed. New York.. McGraw-Hill, 1997 : 266

共引文献9

同被引文献24

  • 1杨建生,王永忠,陈建军.对表面安装封装体的粘弹性翘曲问题的分析[J].电子与封装,2003,3(3):16-22. 被引量:3
  • 2戚肖宁,冯之雁,严晓浪.时延驱动的VLSI版图规划算法[J].电子学报,1995,23(2):103-105. 被引量:2
  • 3J Cong, W Jie, Y Zhang. A thermal-driven floorplan for 3D-ICs [ A]. Proc. Int. Conf. Comput.-Aided Des[ C ]. San Jose, CA, USA, 2004.306 - 313.
  • 4W-L Hung,G M Link,Y Xie,N Vijaykrishnan, M J Irwin. In- terconnect and thermalaware floorplan-ning for 3D micropro- cessors[ A]. Proc. Int. Syrup. Quality of Electronic Design[ C]. San Jose,CA,USA,Mar.2006.98- 104.
  • 5P-Q Zhou, Y-C Ma, Z-Y Li, R P Dick, S Li, H Zhou, X-L Hong, Q Zhou. 3D-STAF: Scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits [ A]. Proc. Int. Conf. Comput. -Aided Des [ C ]. San Jose, CA, USA, 2007.590 - 597.
  • 6X Li, Y Ma, X Hong, S Dong, J Cong. LP based white space redistribution for thermal via planning and performance opti- mization in 3D ICs[ A]. Proc. Asia South Pacific Des. Autom. Conf[ C]. Seoul, Korea, 2008.209 - 212.
  • 7Yun Huang, Qiang Zhou, Yici Cai.A thermal-driven force-di- rected floorplan-ning algorithm for 3D ICs[ A]. International Conference on Computer Aided Design and Computer Graph- ics[ C]. Huangshan, China, 2009.497 - 502.
  • 8B Goplen, S Sapatnekar. Efficient thermal placement of stan- dard cells in 3D ICs using a force directed approach [A ]. Proc. Int. Conf. Comput.-Aided Des [ C ]. San Jose, CA, USA. ,Nov.2003.86- 90.
  • 9J Li,H Miyashita.Post-placement thermal via planning for 3D integrated circuit [ A ]. Proc. Asia Pacific Conf. Circuits Syst C]. Singapore, 2006.808 - 811.
  • 10J Cong, G-J Luo, J Wei, Y Zlaang. Thermal-aware 3D IC placement via transformation [ A ]. Proc. Asia South Pacific Des. Autom. Conf[ C]. Yokoha-ma, Japan, 2007.780 - 785.

引证文献2

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部