期刊文献+

基于锁相环技术的频率合成器的研究 被引量:2

Research of frequency synthesizer based on phase-locked loop technology
下载PDF
导出
摘要 针对锁相环技术频率合成器的教学实验演示,采用间接式频率合成技术,结合锁相环技术以及CPLD技术等相关技术,设计了一种新的实用型频率合成器。本文所设计的电路,通过键盘输入,数码管实时显示,方便直观地演示了频率合成器,达到了预期的要求和效果。与以前设计的电路相比较,在性能指标、用于演示的直观性和可操作性方面都有了一定的提高,它不仅可以用于教学实验演示,还可以用作频率源、频率计等。 Aiming at the phase-locked loop technology frequency synthesizer's teaching experiment ,by using indirect frequency synthetic technique, combined with PLL technology, CPLD technology and other related technologies, this article designs a kind of new practical frequency synthesizer. This paper designed a system which demonstrates frequency synthesizer intuitively and easily through the keyboard input and the digital real-time display, and it achieves the expected requirements and results . Compared to the previous design of the system, the performance indicators, demonstration for the visual and operational aspects are increased. It not only can be used in the demonstration of teaching experiment, but also can be used as frequency source, frequency meter and so on.
出处 《信息化纵横》 2009年第9期27-29,共3页
关键词 锁相环 频率合成器 CPLD phase-locked loop(PLL) frequency synthesizer complex programmable logic device
  • 相关文献

参考文献4

  • 1张涛,邹雪城,沈绪榜.显示控制CMOS锁相环频率合成器设计[J].半导体技术,2008,33(1):6-10. 被引量:1
  • 2李晓庆.UHF锁相频率合成器设计及实现.大连:大连海事大学,2006:5-6.
  • 3邓芳明.高性能频率合成器中鉴相器和电荷泵的研究与设计.合肥:合肥工业大学,2005:7-8.
  • 4锁相环CD4046原理及应用.http://blog.sina.com.cn/u/437a2a7f01000cgh,2007-05-11.

二级参考文献11

  • 1张涛,邹雪城,刘力,倪春波,陈朝阳,沈绪榜.低噪声CMOS环型压控振荡器的设计[J].微电子学与计算机,2004,21(7):164-167. 被引量:8
  • 2张涛,程耕国,邹雪城,沈绪榜.CMOS锁相环频率合成器系统设计[J].武汉科技大学学报,2007,30(5):533-537. 被引量:2
  • 3VINCENT R. VON K. A High-speed, low-power clock generate for a microprocessor application [J]. IEEE J SSC, 1998, 33 ( 11 ) : 1634-1639.
  • 4SHARIATDOUST R, NAGARAJ K, SANISKI M, et al. A low jitter 5MHz to 180MHz clock synthesizer for video graphics [ C] //Proc IEEE CICC. 1992:24.2.1-24.2.5.
  • 5BOERSTLER D W. A low-jitter PLL clock generator for microprocessor with lock range of 340-612 MHz [J]. IEEE J SSC, 1999,34(4) :513-519.
  • 6HEE T A, ALLSTOT D J. A low-jitter 1.9-V CMOS PLL for uhraSPARC microprocessor applications [J]. IEEE J SSC, 2000,35 (3) :450-454.
  • 7RAZAVI B. Design of analog CMOS integrated circuits [M]. New York : McGraw-Hill Ine ,2001 : 532-567.
  • 8RHEE W, Design of high performance CMOS charge pumps in phase locked loops [C]//Proc IEEE Int Syrup on Circ & Syst. Orlando: USA, 1999.1:545-548.
  • 9MIRABBASI S, MARTIN K. Design of loop filter in phase locked loops [J]. Electronics Leuers, 1999,35(10) : 1801-1802.
  • 10KEESE W O.An analysis and performance evalution of a passive filter design technique for charge pump phase-lock loops [ Z ]. National Semiconductor Application Note 1001,1996.

同被引文献14

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部