期刊文献+

一种新颖的高性能带隙基准的设计与分析

Design and Analysis of a Novel High Performance Bandgap Reference
下载PDF
导出
摘要 提出了一种新颖的分段线性补偿带隙基准,该补偿技术通过巧妙地运用带隙输出电压与三极管开启电压VBE的关系来实现。电路设计中,考虑了基准电压的电源抑制特性、线性调整率、电路的稳定性、功耗、芯片面积等各方面的因素,使得该电路很适合工程应用。全电路由BiCMOS工艺实现,并通过HSPICE仿真。结果表明,基准输出电压约1.169V,有效温度系数仅为2.1×10-6/℃;室温下,电源抑制比为63dB@1kHz,功耗70μW(3V电源)。 A novel piecewise-linear compensated bandgap reference source was presented. In this circuit, relationship of bandgap voltage with bipolar transistor's on-voltage was utilized to obtain compensated voltage in high temperature range. With PSR, line regulation, loop stability, power dissipation and chip area taken into consideration, the circuit was optimized for engineering application. Results from simulation based on BiCMOS process indicated that the circuit had a VREF of about 1. 169 V, a temperature coefficient of 2. 1×10^-6℃, a PSR of 63 dB @ 1 kHz at room temperature, and a power dissipation of 70μW with 3 V supply voltage.
出处 《微电子学》 CAS CSCD 北大核心 2009年第3期376-379,共4页 Microelectronics
关键词 带隙基准源 曲率补偿 电源抑制 Bandgap reference source Curvature compensation Power supply rejection
  • 相关文献

参考文献5

  • 1陈友福,李平,刘银,罗和平.一种新型的BiCMOS带隙基准电压源[J].微电子学,2006,36(3):381-384. 被引量:11
  • 2RINCON-MORA G. A. Voltage references - from diodes to high-precision high order bandgap circuits [M]. USA: IEEE Press, John Wiley & Sons, Inc. , 2002 : 50-98.
  • 3TSIVIDIS Y E Accurate analyses of temperature effects in Ic-VBE characteristics with application to bandgap reference sources [J]. IEEE J Sol Sta Circ, 1980, 15: 1076-1084.
  • 4RAZAVI B. Design of analog CMOS integrated circuits [M]. Boston: McGraw-Hill Companies, 2001: 345-404.
  • 5SANSEN W. Analog design essentials [M]. Netherlands: Springer, 2006: 449-455.

二级参考文献8

  • 1李浩亮,何乐年,严晓浪.一种高精度能隙基准电压电路[J].固体电子学研究与进展,2005,25(1):77-80. 被引量:5
  • 2盛敬刚,陈志良,石秉学.1V电源的CMOS能隙电压基准源[J].Journal of Semiconductors,2005,26(4):826-829. 被引量:8
  • 3Gray P R, Hurst P J. Analysis and design of analog integrated circuits [M]. Fourth Edition. John Wiley Sons, Inc. 2001. 299-301, 317-327.
  • 4Tadeparthy P. A CMOS bandgap reference with correction for device-to-device variation [A]. Proc of the 2004 Int Symp Circ and Syst[C]. Vancouver,Canada.2004. Ⅰ-397-400.
  • 5Prasad S S, Mandal P. A CMOS beta multiplier voltage reference with temperature performance and silicon tunability [A]. Proc of the 17th Int Conf VLSI Design[C]. Mumbai,India. 2004. 551-556.
  • 6Tajalli A, Atarodi M. Design and optimization of a high PSRR CMOS bandgap voltage reference [A].Proc of the 2004 Int Symp Circ and Syst [C]. Vancouver,Canada. 2004. Ⅰ-45-48.
  • 7Avoinne C, Rashid T. Second-order compensated bandgap reference with convex correction [J]. Elec Lett,2005,41(5) : 276-277.
  • 8汪宁,魏同立.一种具有高电源抑制比的低功耗CMOS带隙基准电压源[J].微电子学,2004,34(3):330-333. 被引量:19

共引文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部