期刊文献+

基于单电子晶体管的动态全加器电路设计

A Dynamic Full Adder Circuit Based on Single Electron Transistors
下载PDF
导出
摘要 基于单电子晶体管的I-V特性,运用CMOS动态电路的设计思想,提出了一种基于单电子晶体管的全加器动态电路,利用SPICE对设计的电路进行了仿真验证,分析了电荷分享问题。相对于静态互补逻辑电路的设计方法,基于单电子晶体管的动态逻辑电路不仅克服了单电子晶体管固有的电压增益低的缺点,而且器件数目也大幅减少。多栅SET的使用可以减少电荷分享问题对动态电路的影响。 Based on the I-V characteristics of single electron transistor (SET) and the design concept of dynamic circuit, a dynamic full adder circuit was proposed using multi-gate single-electron transistors. The circuit was simulated with SPICE for verification, and the problem of charge sharing was analysed. With this dynamic logic circuit based on SET, the disadvantage of low gain, which is inherent to SET, could be overcome, and the number of devices could also be greatly reduced, compared with the static full adder. The use of multi-gate SET can alleviate the effect of charge sharing.
出处 《微电子学》 CAS CSCD 北大核心 2009年第3期405-409,共5页 Microelectronics
基金 陕西省自然科学基础研究计划基金资助项目(2005F20)
关键词 单电子晶体管 动态逻辑电路 全加器 Single electron transistor Dynamic logic circuit Full adder
  • 相关文献

参考文献8

  • 1LIKHAREV K K. Single-electron devices and their applications [J]. Proc IEEE, 1998, 87(4) : 602-632.
  • 2TUCKER J R. Complementary digital logic based on the 'Coulomb blockade' EJ]. J Appl Phys, 1992, 72 (9) : 4399-4413.
  • 3ONO Y, INOKAWA H, Takahashi Y. Binary adders of multigate single electron transistors: specific design using pass-transistor logic[J]. IEEE Trans Nano- technology, 2002, 1(2): 93-99.
  • 4孙铁署,蔡理.一种基于互补型单电子晶体管的全加器电路设计[J].电子器件,2005,28(2):366-369. 被引量:9
  • 5UCHIDA K, MATSUZAWA K, TORIUMI A. A new design scheme for logic circuit with single electron transistor [J]. Jpn Appl Phys, 1999,38 (7A):4027-4032.
  • 6KIM D H, KIM K R, SUNG S K, et al. Dynamic exclusive-OR gate based on gate-induced Si island single electron transistor [J]. Elee Lett, 2002, 38 (11): 527-529.
  • 7YASUO T, AKIRA F, YUKINORI O, et al. Silicon single electron devices and their applications[J]. IEEE Trans Elec Dev, 2000, 13(1) : 176-179.
  • 8MAHAPATRA S, VAISH V, WASSHUBER C, et al. Analytical modeling of single electron transistor for hybrid CMOS-SET analog IC design [J]. IEEE Trans Elec Dev, 2004, 51(11) : 1772-1782.

二级参考文献9

  • 1Kasai S, Yumoto M, Hasegawa H. Fabrication of GaAs-based integrated half and full adders by novel hexagonal BDD quantum circuit approach[J]. Solid-State Electronics, 2003; 47: 199-204.
  • 2Wasshuber C, Kosina H. SIMON-A simulator for single-electron tunnel devices and circuits[J]. IEEE Trans on Computer, 1997; 16: 937-944.
  • 3Fukushima A, Lwasa A, Sato A. Single electron transistors with two gate inputs[J]. Precision Electromagnetic Measurement Digest, 2000: 591-592.
  • 4Ken Martin. Digital Integrated Circuit Design[M]. BeiJing, Publishing House of Electronics Industry,2002.
  • 5Uchida K, Matsuzawa K, Koga J, et al. Analytical single-electron transistors(SET) model for design and analysis of realistic SET circult[J]. Jpn J Appl Phys,2000,39:2321-2324.
  • 6Wasshuber C. Computational Single electronics[M].Springer-Verlag,Wien,2001.
  • 7Yukinori O, Inokawa H, Takahashi Y. Binary adders of multigate single-electron transistors: specific design using pass- transistor logic[J].IEEE Trans on Nanotechnology, 2002; 1(2):93-99.
  • 8黄萍,蒋建飞,蔡琪玉,童明照.电容耦合互补型单电子晶体管逻辑单元的数值模拟[J].固体电子学研究与进展,2000,20(4):357-362. 被引量:2
  • 9孙铁署,蔡理,陈学军.一种单电子晶体管的Spice模型[J].空军工程大学学报(自然科学版),2003,4(6):65-67. 被引量:10

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部