期刊文献+

多核处理器的关键技术及其发展趋势 被引量:47

Key techniques of multi-core processor and its development trends
下载PDF
导出
摘要 多核处理器以其高性能、低功耗优势正逐步取代传统的单处理器成为市场的主流。介绍了Hydra、Cell、RAW这3种典型的多核处理器结构,重点讨论了核心结构选择、存储结构设计、片上通信、低功耗、操作系统设计、软件应用开发等7个影响当前多核处理器发展的关键技术,最后得出多核处理器的未来将呈现众核、低功耗和异构结构3种发展趋势。 Multi-core processor has replaced single processor as the mainstream in the market for its high performance and low power. Three typical structures of multi-core processor: Hydra, Cell, RAW is introduced, and then seven key techniques is presented, such as core architecture, memory architecture design, communication on chip, low power, operation system design, software application development, and finally the development trends of multi-core processor is discussed, which are manycore, low power and heterogeneous.
出处 《计算机工程与设计》 CSCD 北大核心 2009年第10期2414-2418,共5页 Computer Engineering and Design
基金 国家863高技术研究发展计划基金项目(2006AA01Z408)
关键词 多核处理器结构 存储结构 片上通信 低功耗 异构 multi-core processor architecture memory architecture on-chip communication low power heterogeneous
  • 相关文献

参考文献16

  • 1史莉雯,樊晓桠,张盛兵.单片多处理器的研究[J].计算机应用研究,2007,24(9):46-49. 被引量:7
  • 2刘必慰,陈书明,汪东.先进微处理器体系结构及其发展趋势[J].计算机应用研究,2007,24(3):16-20. 被引量:7
  • 3Kunle Olukotun, Basem A Nayfeh, Lance Hammond, et al.The case for a single chip multiprocessor [C]. Proc 7th Int'l Conf Architectural Support for Programming Languages and Operating Systems.New York:ACM Press, 1996:2-11.
  • 4郝松,都志辉,王曼,刘志强.多核处理器降低功耗技术综述[J].计算机科学,2007,34(11):259-263. 被引量:6
  • 5Kahle J A,Day M N,Hofstee H P, et al.Introduction to the cell multiprocessor [J]. IBM Journal Research And Development, 2005,49(4/5):589-604.
  • 6Michael Taylor.The raw prototype design document V5.02[C]. Proceeding of the IEEE International Conference on Solid-Satate Circuits,2005:1-107.
  • 7孙利荣,蒋泽军,王丽芳.片上网络[J].计算机工程,2005,31(20):1-2. 被引量:5
  • 8张骏,樊晓桠,刘松鹤.多核、多线程处理器的低功耗设计技术研究[J].计算机科学,2007,34(10):301-305. 被引量:15
  • 9Kumar R,Farkas K I,Jouppi N P, et al.Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction[C].Proceedings of the 36th International Symposium on Mieroarchitecture,IEEE,2003:81-92.
  • 10陈莉.科学和工程计算的并行程序设计语言.信息技术快报,2005,3(11):1-16.

二级参考文献73

  • 1张惠娟,翟鸿鸣,周利华.多处理器系统的实时调度算法研究[J].计算机工程与设计,2004,25(8):1233-1235. 被引量:9
  • 2肖立权,周兴铭.多处理机Cache一致性的软件实现算法[J].计算机工程与科学,1994,16(2):64-70. 被引量:1
  • 3孙利荣,蒋泽军,王丽芳.片上网络[J].计算机工程,2005,31(20):1-2. 被引量:5
  • 4Kumar S, Jantsch A, Soininen J P, et al. A Network on Chip Architecture and Design Methodology[J]. In:Proceedings of the IEEE Computer Society Annual Symposium, 2002
  • 5Benini L, Micheli D G. Networks on Chip: A New Paradigm for Systems on Chip Design. In: Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition, 2002
  • 6Siegmund R, Miiller D. Efficient Modeling and Synthesis of On-chip Communication Protocols for Network-on-Chip Design [J]. In: Proceedings of the IEEE Computer Society, 2003
  • 7Lei T, Kumar S. Algorithms and Tools for Network on Chip Based System Design. In: Proceedings of the 16th Symposium on Integrated Circuits and Systems Design, 2003
  • 8Pinto A, Carkoni L P, Sangiovanni-Vincentelli A L. Efficent Synthesis of Networks on Chip[J]. In: Proceedings of the 21st International Conference on Computer Design, 2003
  • 9Soininen J P, Jantsch A. Extending Platform-based Design to Network on Chip Systems, In: Proceedings of the 16th International Conference on VLSI Design, 2003
  • 10Simunic T, Boyd S P, Glynn P. Managing Power Consumption in Networks on Chip. IEEE Transactions on Very Large Scale Integration(VLSI) Systems, 2004,12(1)

共引文献32

同被引文献304

引证文献47

二级引证文献129

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部