期刊文献+

GRCC:一种通用可重构协处理器 被引量:1

GRCC:A General Reconfigurable Coprocessor
下载PDF
导出
摘要 描述了一种改进型可重构处理器——GRCC(General Reconfigurable Coprocessor).该处理器能够使用一般通用RISC处理器的协处理器接口,通过与通用处理器的协处理器指令通信,达到辅助主处理器进行大规模密集计算的目的.着重介绍了DCT算法在GRCC中的映射与实现,仿真结果显示,GRCC能达到6倍以上于通用处理器的性能,并在实现复杂度、运行效率与通用性中达到了一个权衡. This paper describes an improvement for reconfigurable processor. That is the reconfigurable processor communicates with the main processor through the coprocessor interface. The paper introduces the architecture of GRCC, especially DCT arithmetic implementation. The simulation results show that GRCC can achieve six times or much higher performance than general processor, and make a balance among complexity, performance and compatibility.
出处 《微电子学与计算机》 CSCD 北大核心 2009年第6期154-158,共5页 Microelectronics & Computer
关键词 可重构协处理器 并行性计算 DCT reconfigurable coprocessor parallel computing
  • 相关文献

参考文献7

  • 1Singh H, Lu G. MorphoSys: case study of a reconfigurable computing system targeting multimedia applications [EB/ OL]. [ 2006 - 05 - 08 ]. http.//csdl2. computer, org/persagen/DLAbsToc. jsp? resourcePath =/dl/proceedings/ &toc = comp/proceedings/dac/2000/2428/00/2428toc. xml&DOI = 10.1109/DAC. 2000. 855376.
  • 2Miyamori T, Olukotun K. REMARC: reconfigurable multimedia array coprocessor[J]. IEICE Trans on Information and Systems, 1999, E822D(2) : 389 - 397.
  • 3王继东,张会生,范忠亮.基于NEDA算法的二维DCT硬件加速器的设计实现[J].微电子学与计算机,2008,25(5):165-168. 被引量:2
  • 4戴声奎,刘建国,汪国有,祝平平.一种无乘法的整数DCT快速实现方法[J].微电子学与计算机,2008,25(5):11-13. 被引量:8
  • 5奥本海姆 A V,谢弗 R W,巴克 J R.离散时间信号处理[M].2版.刘海棠,黄建国,译.西安:西安交通大学出版社,2001.
  • 6Arai T, Kuroda I, Nadehara K, et al. Suzuki. V830R/ AV: embedded multimedia superscalar RISC processor[J]. IEEE MICRO, 1998,18(2) :36 - 47.
  • 7Bonomini F, De Marco- Zompit F, Mian G A, et al. Implementing an MPEG2 Video Decoder Based on TMS320C80 MVP[S]. SPRA 332, Texas Instr. , 1996.

二级参考文献13

  • 1郑新建,沈绪榜.一种分布式运算实现DCT的新方法[J].微电子学与计算机,2005,22(9):21-23. 被引量:3
  • 2Ahrned N, Natarajan T, Rao K R. Discrete cosine transform[J]. IEEE Trans. Comput. , 1974(C- 23) :90 - 93.
  • 3IEEE Standard Specification for the Implementations of 8 × 8 Inverse Discrete Cosine Transform[S]. OPAC, 1990.
  • 4Arai Y, Agui T, Nakajima M. A fast DCT - SQ scheme for irnages[J ]. Trans. IEICE, 1998, E - 71 ( 11 ) : 1095 - 1097.
  • 5Liang Jie, Trac D Tran. Fast multiplierles,s approximations of the DCT with lifting scheme[J]. IEEE Trans. on Sign. Proc., 2001,49(12):3032 - 3044.
  • 6Kim S, Sung W. Fixed - point error analysis and word length optimization of 8 × 8 IDCT architectures[J ]. IEEE Trans. Circuits Syst. Vid. Technol., 1998,8 (8): 27 - 41.
  • 7蒋增荣,曾泳泓,余品能.快速算法[M].长沙:国防科技大学出版社,1994.
  • 8Dhiraj Kumar, Keshab K ParK. Performance trade- off of DCT architectures in Xilinx FPGAs[J]. IEEE Trans on Signals, Systems and Computers, 1999(1 ) : 579 - 583.
  • 9Martin Kuhlmann, Keshab K Parhi. Power comparion of flow- graph and distributed arithmetic based DCT archi- tectures[J]. IEEE Trans on Signals, Systems &. Computers. Pacific Glove, CA, 1998(2) : 1214 - 1219.
  • 10Ahmed Shams, Wdndi Pan, Archana Chidanandan, et al. A low power high performance distributed DCT architecture [ C ]// proceedings of the IEEE Computer Society Annual Symposium on VLSI. USA: Pittsburgh, 2002:21 - 27.

共引文献9

同被引文献2

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部