期刊文献+

基三网络中一种最短路径路由算法 被引量:2

A Shortest Path Routing Algorithm in Triplet-Based Network
下载PDF
导出
摘要 Min-DDRA在DDRA路由算法的基础上结合中转节点的设计思想,实现了一种最短路径路由算法.该算法兼有传统基于路由表算法和DDRA路由算法的优点.基于真实网络负载的实验结果表明,与DDRA路由算法相比,Min-DDRA路由算法性能提高了2%~3%,功耗降低了3%~6%. In order to improve the performance of triplet-based network, the shortest path routing algorithm Min-DDRA based on former routing algorithm DDRA is proposed and evaluated by practical traffics on network simulator. Experimental results showed that Min-DDRA routing algorithm can increase the performance by 2 % - 3 % compared with the DDRA routing algorithm, and the energy consumption reduced by 3%-6%.
作者 王佐 石峰
出处 《北京理工大学学报》 EI CAS CSCD 北大核心 2009年第5期410-414,共5页 Transactions of Beijing Institute of Technology
基金 教育部高等学校博士学科点专项科研基金资助课题(200800071005)
关键词 多核处理器 片上互连网络 拓扑结构 路由算法 multi-core processor on-chip network topology routing algorithm.
  • 相关文献

参考文献8

  • 1计卫星,石峰,乔保军,刘滨.一种面向复杂嵌入式系统的互连网络研究[J].高技术通讯,2007,17(9):886-890. 被引量:4
  • 2乔保军,石峰,计卫星.多核处理器核间互连的新型互连网络[J].北京理工大学学报,2007,27(6):511-516. 被引量:6
  • 3Agarwal N, Peh L S. Garnet: a detailed interconnect model inside a full-system simulation framework [ EB/ OL]. [2008-2-22], http://www. princeton. edu/-niketa/publications/garnet-tech-report. pdf.
  • 4Martin M, Sorin D J. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset [C]// Preceedings of 2005 ACM SIGARCH Computer Architecture News. Chicago, America: [s. n. ],2005 : 92 -99.
  • 5Alameldeen A R, Martin M K. Simulating a $ 2M com- mercial server on a $2K PC[J]. IEEE Computer, 2003,36(2) :50 - 573.
  • 6Wang Hangsheng, Zhu Xinping. Orion: a power-performance simulator for interconnection networks[C]//Proceedings of 2002 International Symposium on Microarchitecture. California, America: [s. n.],2002:294- 305.
  • 7Barford P, Crovella M. Generating representative Web workloads for network and server performance evaluation[C]// Proceedings of the 1998 ACM SIGMETRICS Joint International Conference on Measurement and Modeling of Computer Systems Table of Contents. Madison, Wisconsin, America: [s. n. ], 1998:151 - 160.
  • 8Shao Minglong, Ailamaki Anastassia, Falsafi Babak. DBmbench: fast and accurate database workload representation on modern microarchitecture[C] // Proceedings of the 2005 Conference of the Centre for Advanced Studies on Collaborative Research. Toranto, Canada: [s. n.], 2005:254-267.

二级参考文献18

  • 1董迎飞,王鼎兴,郑纬民.精确计算n维Mesh网络和n维Torus网络的平均最短路径长度[J].计算机学报,1997,20(4):376-380. 被引量:7
  • 2Parcerisa J M,Sahuquillo J.On-chip interconnects and instruction steering schemes for clustered microarchitectures[J].IEEE Transactions on Parallel and Distributed Systems,2005,16(2):130-144.
  • 3IBM.CoreConnect bus architecture[EB/OL].(2005-04-15).http://www-03.ibm.com/chips/products/coreconnect/ index.html.
  • 4ARM.AMBA[EB/OL].(2005-04-13).http://www.arm.com/products/ solutions/AMBAHomePage.html.
  • 5Wiklund D,Liu D.Design of a system-on-chip switched network and its design support[C]//Proceedings of IEEE 2002 International Conference on Communications,Circuits and Systems and West Sino Expositions.New York,NY,USA:IEEE Press,2002:1279-1283.
  • 6Dally W J,Towles B.Route packets,not wires:on-chip interconnection networks[C]//Proceedings of the 38th Design Automation Conference.Las Vegas,USA:[s.n.],2001:681-689.
  • 7Benini L,De Giovanni M.Networks on chips:a new SOC paradigm[J].IEEE Computer,2002,35(1):70-78.
  • 8Kumar S.A network on chip Architecture and design methodology[C]//Proceedings of IEEE Computer Society Annual Symposium on VLSI.Pittsburgh,Pennsylvania,USA:[s.n.],2002:117-124.
  • 9Liang J,Swaminathan S,Tessier R.aSOC:a scalable,single-chip communication architecture[C]//Proceedings of PACT'2000.Los Alamitos:IEEE Computer Society,2000:37-46.
  • 10Duato J,Yalamanchili S,Ni L.Interconnection networks:An engineering approach[M].Los Alamitos,CA,USA:The IEEE Computer Society Press,1997.

共引文献8

同被引文献3

引证文献2

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部