期刊文献+

0.35um标准单元版图库的设计技术研究及实现

Creating Library Technology of 0.35um Standard Cell Layout Library and Implement
下载PDF
导出
摘要 单元库中最重要的是版图库。在0.35um标准单元的整个建库过程中,通过Cadence,Synopsys等设计工具的应用,重点解决在建版图库中,使改进了的建库技术能够更加科学、合理、实用,从而优化标准单元的高度和标准单元的宽度,并且优化布线;通过了设计规则检查、电学规则检查和版图与电路图对照的验证,达到芯片面积减小的目的。 Layout library is important in the standard cell library. library .The emphasis is improving creating library technology in heights ,furthermore, optimizing routing. Design Rules Check and To do this minimizes chip size. Cadence and Synopsys are used in creating 0.35um standard cell layout library, such as optimizing cell widths and optimizing cell Electrical Rules Check and Layout verse Schematics are verified.
出处 《微计算机信息》 2009年第17期252-253,共2页 Control & Automation
基金 基金申请人:于宗光 项目名称:统集成芯片(SOC)中IP模块的设计与验证方法研究 基金颁发部门:江苏省科技厅(BK2007026)
关键词 0.35um标准单元库 高度 版图库 优化 宽度 0.35um standard cell library height layout library optimizing width
  • 相关文献

参考文献7

  • 1罗静.建库流程介绍.电子与封装,2004,(09):12-16.
  • 2尚林林,杨红官,郭友洪,曾云.3 GHz CMOS低噪声放大器的优化设计[J].微计算机信息,2008,24(14):285-287. 被引量:1
  • 3罗静,陶建中.0.5μm CMOS标准单元库建库流程技术研究[J].电子与封装,2006,6(1):23-27. 被引量:5
  • 4邓红辉等译.CMOS集成电路版图-概念、方法与工具[M].北京:电子工业出版社,2006,175-189.
  • 5Cadence.LEF/DEF Language Reference [M]. Production Version 5.4,2004.
  • 6C.Bittlestone.Architecting ASIC Libraries and Flows in Nanometer Era[J].ACM/IEEE Design Automation Conference,2005,6:776-781.
  • 7J. C. Herbert.An Integrated Design and Characterization Enviro nment for the Development of a Standard Cell Library[J],IEEE 2000 CICC.,2004,25 (6): 1-5.

二级参考文献14

  • 1王昌林,李东生,张勇.一种射频CMOS低噪声放大器的设计[J].微计算机信息,2006(10Z):117-119. 被引量:4
  • 2毕查德·拉扎维著,陈贵灿等译.模拟CMOS集成电路设计[M].西安交通大学出版社,2003.113-131
  • 3Lee Thomas H. The Design of CMOS Radio-Frequency Integrated Circuits [M ]. Cambridge University Press, 1998.
  • 4ShaefferD K, Lee T H. A 1. 5V, 1. 5 GHz CMOS low noise amplifier. IEEE Journal of Solid2State Circuits, 1997, 32 (5) : 745-759.
  • 5Debono C J, Maloberti F, Micallef J. A 1. 8 GHz CMOS Low noise amplifier. IEEE International Conference on Electronics, Circuits and Systems, 2001, 1111-1114.
  • 6Andreani P, H. Sjoland. Noise optimization of an inductively degenerated CMOS low noise amplifier. IEEE Trans Circuits Syst II, 2001, 48 (9) : 835-841.
  • 7Razavi B. Design of Analog CMOS Integrated Circuits. McGraw-Hill Companies, nc. ,2001.
  • 8Soorapanth T, Lee T. H. RF Linearity of Short - Channel MOSFETs [ J ] . IEEE Journal of Solid State Circuits, May 1997 , 32 (5).
  • 9A. Niknijad, R. Meyer. Analysis, Design and Optimization of Spiral Inductors and Transformers for Si RFIC's [J ]. IEEE JSSC, 1998, 33 (10) : 1470-1481.
  • 10C. Bittlestone et al.Architecting ASIC Libraries and Flows in Nanometer Era[].ACM/IEEE Design Automation Conference.2003

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部