期刊文献+

静电放电人体模型测试标准EIA/JEDEC中的问题研究 被引量:2

A Case Study of Problems in EIA/JEDEC HBM ESD Test Standard
下载PDF
导出
摘要 通过具体的实例说明目前的静电放电(Electrostatic Discharge,ESD)人体模型测试标准EIA/JEDEC尚存在一些需要完善的问题。目前的标准EIA/JEDEC中缺少对起始测试电压的规定,导致有些测试直接从千伏(kV)量级的高压开始进行,造成一些设计不良的ESD防护器件在低压发生失效的状况可能被漏检的后果。本文研究对象为一个漏端带N阱镇流电阻(Nwell-ballast)的GGNMOS(Gate-Grounded NMOS)型ESD防护结构。用Zapmaster对它做人体模型(Human Body Model,HBM)测试,发现从1Kv起测时,能够通过8Kv的高压测试;而从50V起测时,却无法通过350V。TLP测试分析的结果显示此现象确实存在。本文详细剖析了该现象产生的机理,并采用OBIRCH失效分析技术对其进行了佐证。因该问题具有潜在的普遍性,因此提出了对目前业界广泛采用的EIA/JEDEC测试标准进行补充完善的建议。 Discharge There is a current need for modification of EIA/JEDEC Human-Body Model ( HBM ) Electrostatic ( ESD ) test standard, which does not define start and step test voltages. Some measurements start at several kilo-vohs, which ignore that ESD protection devices might fail under low voltage stresses. A Gate-Grounded NMOS ( GGNMOS ) structure with an Nwell-ballast resistor connecting its drain and PAD is investigated for HBM ESD sustaining levels in this paper. When tested with a Zapmaster starting from 1 kilo-volts, the withstand voltage exceeds 8 kilo-volts, whereas the structure failed at 350 volts when the test initiates from 50 volts. The test results from a Transmission-Line Pulsing ( TLP ) system validate the phenomenon. The reason for the failure is also studied and confirmed with OBIRCH Failure Analysis (FA) improving the present EIA/JEDEC HBM ESD test results. To address this general issue, a suggestion for standard for industry applications is made.
出处 《中国集成电路》 2009年第6期56-61,共6页 China lntegrated Circuit
基金 浙江省自然科学基金(NO.Y107055)资助
关键词 静电放电 人体模型 EIA/JEDEC测试标准 Electrostatic Discharge, Human Body Model, EIA/JEDEC Test Standard
  • 相关文献

参考文献1

二级参考文献9

  • 1Tremouilles, D,Bafleur, M,Bertrand, G,Nolhier, N,Mauran, N,Lescouzeres, L.Latch-up ring design guidelines to improve electrostatic discharge (ESD) protection scheme efficiency[].IEEE J Solid-State Circuits.2004
  • 2Wang,A.A Review of RF ESD Protection Design [RF IC Applications][].IEEE Workshop on Microelectronics and Electron Devices.2004
  • 3Wang, A.Z.H,Feng, H.G,Zhan, R.Y,Xie, H.L,Chen, G,Wu, Q,Guan, X,Wang, Z.H,Zhang, C.A review on RF ESD protection design[].IEEE Trans on Electron Devices.2005
  • 4Chang, W.J,Ker, M.D.The impact of drift implant and layout parameters on ESD robustness for on-chip ESD protection devices in 40-V CMOS technology[].IEEE Trans on Device and Materials Reliability.2007
  • 5Ker, M.D,Hsu, S.F.Component-level measurement for transient-induced latch-up in CMOS ICs under systemlevel ESD considerations[].IEEE Trans on Device and Materials Reliability.2006
  • 6Lin, C.Y,Ker, M D.Low-capacitance SCR with Waffle Layout Structure for On-chip ESD Protection in RF ICs[].IEEE Symp on Radio Frequency Integrated Circuits (RFIC).2007
  • 7Liou, J.J,Salcedo, J.A,Liu, Z.W.Robust ESD Protection Solutions in CMOS/BiCMOS Technologies[].Proc IntWorkshop on Electron Devices and SemiconductorTechnology.2007
  • 8Salcedo, J.A,Liou, J.J,Bernier, J.C.Design and integration of novel SCR-based devices for ESD protection inCMOS/BiCMOS technologies[].IEEE Trans on ElectronDevices.2005
  • 9Si Moussa, M,El Kaamouchi, M.,Wybo, G,Bens, A,Raskin, J.P,Vanhoenacker-Janvier, D.Design of a Distributed Amplifier with On-chip ESD Protection Circuit in 130 nm SOI CMOS Technology[].Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.2007

共引文献3

同被引文献16

引证文献2

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部