期刊文献+

A CMOS image-rejection mixer with 58-dB IRR for DTV receivers

A CMOS image-rejection mixer with 58-dB IRR for DTV receivers
原文传递
导出
摘要 The design,implementation,and characterization of an image-rejection double quadrature conversion mixer based on RC asymmetric polyphase filters(PPF) are presented.The mixer consists of three sets of PPFs and a mixer core for quadrature down conversion.Two sets of PPFs are used for the quadrature generation and the other one is used for the IF signal selection to reject the unwanted image band.Realized in 0.18-μm CMOS technology as a part of the DVB-T receiver chip,the mixer exhibits a high image rejection ratio(IRR) of 58 dB,a power consumption of 11 mW,and a 1-dB gain compression point of-15 dBm. The design,implementation,and characterization of an image-rejection double quadrature conversion mixer based on RC asymmetric polyphase filters(PPF) are presented.The mixer consists of three sets of PPFs and a mixer core for quadrature down conversion.Two sets of PPFs are used for the quadrature generation and the other one is used for the IF signal selection to reject the unwanted image band.Realized in 0.18-μm CMOS technology as a part of the DVB-T receiver chip,the mixer exhibits a high image rejection ratio(IRR) of 58 dB,a power consumption of 11 mW,and a 1-dB gain compression point of-15 dBm.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2009年第6期94-99,共6页 半导体学报(英文版)
基金 supported by the Alcor Micro Technology Inc and the National High Technology Research and Development Program of China(No. 2007AA01Z2A7)
关键词 MIXER image rejection polyphase filter mixer image rejection polyphase filter
  • 相关文献

参考文献9

  • 1Crols J, Steyaert M S J. Low-IF topologies for high performance analog front ends of fully integrated receivers. IEEE Trans Circuits Syst-Ⅱ: Analog and Digital Signal Processing, 1998, 45(3): 269
  • 2Gingell M J. Single-sideband modulation using sequence asymmetric polyphase networks. Electric Commun, 1973, 48(1/2): 21
  • 3Galal S H, Ragaie H F, Tawfik M S. RC sequence asymmetric polyphase networks for RF integrated transceivers. IEEE Trans Circuits Syst-Ⅱ: Analog and Digital Signal Processing, 2000, 47(1): 18
  • 4Behbahani F, Kishigami Y, Leete J, et al. CMOS mixers and polyphase filters for large image rejection. IEEE J Solid-State Circuits, 2001, 36(6): 873
  • 5Behbahani F, Leete J C, Kishigami Y, et al. A 2.4-GHz low-IF receiver for wideband WLAN in 0.6-pro CMOS-Architecture and front-end. IEEE J Solid-State Circuits, 2000, 35(11): 1908
  • 6Crols J, Steyaert M. A single-chip 900-MHz CMOS receiver front-end with a high-performance low-IF topology. IEEE J Solid-State Circuits, 1995, 30(11): 1483
  • 7Meng C. Wu T H, Wu T H, et al. A fully integrated 5.2 GHz double quadrature image rejection Gilbert down converter using 0.35 μm SiGe HBT technology. 12th GAAS Symposium, Amsterdam, 2004
  • 8Van Sinderen J, Seneschal F, Stikvoort E, et al. A 48-860 MHz digital cable tuner IC with integrated RF and IF selectivity. IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 2003:444
  • 9Shahani A R, Sheeffer D K, Lee T H. A 12 mW wide dynamic range CMOS front-end for a portable GPS receiver. IEEE J Solid-State Circuits, 1999, 32(11): 2061

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部