期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

片上网络通信性能分析建模与缓存分配优化算法 被引量：7

Communication Performance Analytical Model and Buffer Allocation Optimizing Algorithm for Network-on-Chip
下载PDF
导出
摘要 该文建立了一种面向应用设计的片上网络的性能分析模型,并在此基础上提出了片上缓存优化策略和分配算法。在硬件实现平台上的仿真表明,该文建立的片上网络分析模型能很好地分析片上网络通信时延和路由节点各方向的阻塞概率,以此进行片上网络的缓存资源优化,能在同等缓存资源的情况下降低数据通过网络的平均时延,使片上网络的性能得到改善。 For application aimed NoC design, this paper proposes an analytical model of communication performance and designs a buffer optimizing strategy and allocation algorithm. The hardware simulation results show that the model can analyze the average delay of NoC and the blocking probability of each port of routers, and the algorithm can reduce the average delay of NoC using the same amount of resources, which improves the NoC performance.
作者 王坚 李玉柏 蒋勇男
机构地区 电子科技大学通信与信息工程学院
出处 《电子与信息学报》 EI CSCD 北大核心 2009年第5期1059-1062,共4页 Journal of Electronics & Information Technology
基金 国家自然科学基金(60575031)资助课题
关键词 片上网络 分析模型 缓存优化 分配算法 性能优化 Network-on-Chip（NoC） Analytical model Buffer optimizing Allocation algorithm Performance optimizing
分类号 TN919 [电子电信—通信与信息系统]
  • 相关文献

参考文献14

  • 1Benini L and De Micheli G. Networks on chips: A new SoC paradigm [J]. Computer, 2002, 35(1): 70-78.
  • 2Murali S, Meloni P, and Angiolini F, et al.. Designing application-specific networks on chips with floorplan information [C]. ICCAD '06. IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, USA, Nov. 2006: 355-362.
  • 3Jeang Yuan-Long, Hung Chung-Wei, and Chiang Chuen-Muh. A methodology based on maximal-profit spanning tree for designing application specific networks on chip [C]. ICICIC '06. First International Conference on Innovative Computing, Information and Control, Beijing, Aug 2006, 2: 18-21.
  • 4Andreas H, Maarten W, and Arno M, et al.. Applying dataflow analysis to dimension buffers for guaranteed performance in networks on chip [C]. NoCS 2008. Second ACM/IEEE International Symposium on Networks-on-Chip, Newcastle University, UK, 7-10 April 2008: 211-212.
  • 5Hu J and Marculescu R. DyAD-mart routing for networkson-chip [C]. Proc. DAC, San Diego, Jun 2004: 260-263.
  • 6Saastamoinen I and Alho J N M. Buffer implementation for proteo networks-on-chip [C]. Proc Int Syrup Circuits and Syst, 2003: 113-116.
  • 7Dally W J and Towles B. Route packets, not wires: On-chip interconnection networks [C]. Proceedings of DAC, Las Vegas, Nevada, USA, June 18-22, 2001: 683-689.
  • 8Guerrier P and Greiner A. A generic architecture for on chip packet-switched interconnections [C]. Proceedings of DATE,Paris, France, March 27-30, 2000: 250-256.
  • 9Wu Ning, Ge Fen, and Wang Qi. Simulation and performance analysis of network on chip architectures using OPNET [C]. ASICON'07. 7th International Conference on ASIC, Guilin, China, 22-25 Oct 2007: 1285-1288.
  • 10Adve V S and Vernon M K. Performance analysis of mesh interconnection networks with deterministic routing [J]. IEEE Trans. on Parallel Distrib. Syst, 1994, 5(3): 225-246.

同被引文献67

  • 1NARASIMHAN A, SRINIVASAN K, SRIDHAR R. A high-per- formance router design for VDSM NoCs [ C]// IEEE International SOC Conference 2005. Hemdon, VA: IEEE, 2005:301-304.
  • 2GELENBE E, PUJOLLE G. Introduction to queueing network [ M]. New York: John Wiley and Sons, 1987.
  • 3BERTOZZI D, BENINI L. Xpipes: A network-on-chip architecture for gigascale systems-on-chip [ J]. IEEE Circuits and Systems Maga- zine, 2004, 4(2): 18-31.
  • 4DALLY W J, TOWLES B. Route packets, not wires: On-chip in- terconnection networks [ C]//Proceedings of the 38th Design Auto- mation Conference. Las Vegas, USA: IEEE, 2001:684-689.
  • 5OWENS J D, DALLY W J, HO R, et al. Research challenges for on-chip interconnection networks [ J]. IEEE Micro, 2007, 27(5): 96 - 108.
  • 6MARCULESCU R, OGRAS U Y, PEH L-S, et al. Outstanding re- search problems in NoC design: System, microarchitecture, and cir- cuit perspectives [ J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009, 28(1) : 3 -21.
  • 7HU JINGCAO, OGRAS U Y, MARCULESCU R. Application-spe- cific buffer space allocation for networks-on-chip router design [ C]//ICCAD 2004: Proceedings of the 2004 IEEE/ACM Interna- tional Conference on Computer Aided Design. Washington, DC: IEEE Press, 2006:354-361.
  • 8KHONSARI A, AGHAJANI M R, TAVAKKOL A, et al. Mathematical analysis of buffer sizing for network-on-chips under multimedia traffic [ C]// Proceedings of the 2008 IEEE International Conference on Com- puter Design. California, USA: IEEE, 2008: 150-155.
  • 9Sartaj S and Teofilo G. P-complete approximation problems[J]. Journal of Association for Computing Machinery, 1976, 23(3): 555-565.
  • 10Morgan A A, Elmiligi H, E1-Kharashi M W, et al.. Multi- objective optimization for Networks-on-Chip architectures using Genetic Algorithms[C]. IEEE International Symposium on Circuits and Systems (ISCAS), Paris, May 2010: 3725-3728.

引证文献7

二级引证文献17

电子与信息学报
2009年 第5期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部