期刊文献+

TFT_LCD驱动芯片GATE/SOURCE静电保护电路设计与实现

Design & Implement of GATE/SOURCE Pad ESD Protection in TFT_LCD Driver IC
下载PDF
导出
摘要 文章描述了TFT_LCD驱动芯片防静电(ESD)保护电路的布局,重点分析和设计了TFT_LCD驱动芯片GATE和SOURCE引脚的ESD保护电路。ESD保护电路布局上,采用两排ESD电路错开呈"品字形"排列,使ESD电流均匀流通。在GATE保护电路中,采用二极管接法代替通用PMOS,防止电路产生Latch-up效应。SOURCE的保护电路中,NMOS的Drain设计了RPO(Resist Protection Oxide),使流经Drain的电流均匀分散,使二次击穿电压升高。 This paper describes the layout of TFT_LCD driver IC's ESD protection. It mainly analyzes and designs ESD protection for GATE & SOURCE pin in TF3- LCD driver IC. It is adopted that triangle-shaped arrangement In two line ESD circuit is adopted to make the electric current pass equably. In the GATE protected circuit, voltage diode replace PMOS, avoid produce Latch-up phenomena. In the SOURCE protected circuit, Drain of NMOS adapted RPO design that make the current through Drain separated equably, The second breakdown voltage of NMOS is raised.
作者 唐建东
出处 《电子质量》 2009年第6期74-76,共3页 Electronics Quality
关键词 TFT_LCD驱动芯片 ESD保护 击穿电压 TFT-LCD Drive Chip ESD Breakdown voltage
  • 相关文献

参考文献9

  • 1Ming-Dou Ker,Tang-Kui Tseng.Novel Electrostatic Discharge Protection Design for Nanoelectronics in Nanoscale CMOS Technology[].Proceedings of the IEEE.2003
  • 2J.H.Lee,,J.R.Shih,Y.H.Wu,K.F.Yu,T.C.Ong.A New Pre-Driver Design for Improving the ESD Performance of the High Voltage Tolerant I/O[]..2005
  • 3Jian-Hsing Lee,S.H Chen,Y.T.Tsai.The influence of NBL lay-out and LOCOS space on component ESD and system level ESD for HV-LDMOS[].Power Semiconductor Devices and IC‘sISPSD‘th International Symposium on.2007
  • 4Ming-Dou Ker.The Impact of Low-Holding-Voltage Issue in High-Voltage CMOS Technology and the Design of Latchup-Free Power-Rail ESD Clamp Circuit for LCD Driver ICs[].IEEE Journal of Solid State Circuits.2005
  • 5Ming-Dou Ker,T-Y.Chen,C.-Y.Wu.ESD protection design in a0.18um salicide CMOS technology by using sub-strate-triggered technique[].ProcIEEE IntSympCir-cuits Systems.2001
  • 6Morgan,,C Hatchard,,M.Mahanpour.Transient latch-up using as improved bi-polar trigger[].ProcEOS/ESD Symp.1999
  • 7Ajith Amerasekera,Charvaka Duvvury.ESD in Silicon Integrated Circuits[]..2002
  • 8Jiang C,Nowak E,Manley M.Process and design for ESD robustness in deep submicron CMOS technology[].Proc th Int Reliab Phys Symp.1996
  • 9Duvvury C,Carvajal F,Jones C,et al.Lateral DMOS design for ESD robustness[].IEEE IEDM.1997

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部