期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一种改进的二维Mesh结构片上网络拓扑 被引量：2

An Improved 2D-Mesh NoC Topology and Routing Algorithm
下载PDF
导出
摘要 随着多核技术的发展,片上网络(Network on Chip,NoC)越来越受到人们的关注。为了研究出更适用于片上网络的拓扑结构,在研究二维mesh结构的基础上,将二维mesh结构中每个3×3的小mesh里的对角线上的点用长边连接,形成改进后的拓扑,提出了在改进后的拓扑上的16节点的路由算法,并将改进后的拓扑与二维mesh结构做了性能分析。在OPNET下仿真结果表明,在同等网络规模下,改进后的拓扑较原来的二维mesh结构有更小的传输延迟和更大的吞吐量。 Based on the research of 2D- Mesh structure, linked nodes, which are located on the diagonal of each 3 × 3 small mesh, to improve the topology. Then proposed a 16 - nodes routing algorithm for the improved topology, and conducted theoretical analysis on performance between the 2D- Mesh and the improved topology. OPNET simulation results showed that the improved topology has less transmission delay and more thronghput than the original 2D- Mesh topology under the same network scale.
作者 姚放吾 高莉
机构地区 南京邮电大学计算机学院 南京邮电大学计算机技术研究所
出处 《计算机技术与发展》 2009年第7期24-27,共4页 Computer Technology and Development
基金 国家高技术研究发展计划(2006AA01Z208)
关键词 片上网络 拓扑 二维mesh结构 长边 性能分析 network on chip topology 2D- mesh long edges performance analysis
分类号 TP302 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献10

  • 1Srinivasan K, Chatha K S, Konjevod G. Linear programming based techniques for synthesis of Network - on - Chip architectures[J]. IEEE Transactions on Very Large Scale Integration(VISI) Systems,2006,14(4) :407 - 420.
  • 2Kreutz M E, Carro L, Zeferino C A, et al. Communication architectures for system - on - chip[C]//Integrated Circuits and Systems Design, The 14th Symposium on Integrated Circuits and Systems Design. [s. l. ] : [s. n. ] ,2001:14 - 19.
  • 3Hung W, Addo Q C, Theocharides T, et al. Thermal - aware IP virtualization and Placement for Networks - on - Chip architecture[C]//Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE International Conference. [ s. l. ] : [ s. n. ],2004: 430 - 437.
  • 4Ogras U Y, Hu J, Marculescu R. Key research problems in NoC design: A holistic perspective[C]//Proceedings of the 3 rd IEEE/ACM/IFIP International Conference on Hardware / Software Code sign and System Synthesis. New York, NY, USA: ACM Press, 2005: 69 - 74.
  • 5Pande P P, Grecu C, Jones M, et al. Performance Evaluation and Design Trade- Offs for Network - on- Chip Interconnect Architectures[ J ]. IEEE Transactions on Computers, 2005, 54:1024 - 1040.
  • 6Kumar S. A Network on Chip Architecture and Design Methodology[C]//VLSI, 2002. Proceedings. IEEE Computer Society Annual Symposium. [s. l.]: [s. n.],2002:105 - 112.
  • 7Ogras U Y, Marculescu R. It's a small world after all, NoC performance optimization via long link insertion [J/OL ]. IEEE Transactions on Very Large Scale Integration ( VLSI ) Systems, 2006, 14(7). [s. l.]: [s. n.], http://www. ece. cmu. edu/sld/pubs/papers/TVLSI_ July06_ Special_ issue.pdf.
  • 8朱晓静,胡伟武,马可,章隆兵.Xmesh：一个mesh-like片上网络拓扑结构[J].软件学报,2007,18(9):2194-2204. 被引量：17
  • 9Duato J,Yalamanchili S,Ni L.并行计算机互连网络技术:一种工程方法[M].谢伦国,张民选,窦强,等,译.北京:电子工业出版社,2004.
  • 10董迎飞,王鼎兴,郑纬民.精确计算n维Mesh网络和n维Torus网络的平均最短路径长度[J].计算机学报,1997,20(4):376-380. 被引量：7

二级参考文献22

  • 1董迎飞,王鼎兴,郑纬民.分布存储多机系统中的消息传递技术[J].计算机研究与发展,1994,31(7):1-9. 被引量：14
  • 2陈国良，小型微型计算机系统，1995年，16卷，2期
  • 3Ni L M，Proc 1st Workshop on Parallel Proceeding，1990年
  • 4Das D,De M,Sinha BP.A new network topology with multiple meshes.IEEE Trans.on Computers,1999.536-551.
  • 5Mejia1 A,Flich1 J,Duato1 J,Reinemo S-A,Skeie T.Segment-Based routing:An efficient fault-tolerant routing algorithm for meshes and Tori.In:Proc.of the IEEE Int'l Parallel & Distributed Processing Symp.2006.http://ieeexplore.ieee.org/xpls/ abs_all.jsp?arnumber=1639341
  • 6Decayeux C,Seme D.3D hexagonal network:Modeling,topological properties,addressing scheme,and optimal routing algorithm.IEEE Trans.on Parallel and Distributed Systems,2005.http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1490517
  • 7Bononi L,Concer N.Simulation and analysis of network on chip architectures:Ring,spidergon and 2D mesh.In:Proc.of the Design,Automation and Test in Europe.2006.http://portal.acm.org/citation.cfm?doid=1131355.1131388
  • 8Dally J,Towles B.Principles and Practices of Interconnection Network.Morgan Kaufmann Publishers,2003.
  • 9Shen Z.Average diameter of network structures and its estimation.In:Proc.of the 1998 ACM Symp.on Applied Computing.1998.593-597.http://portal.acm.org/citation.cfm?id=330560.330973
  • 10http://www.princeton.edu/～lshang/popnet.html

共引文献26

同被引文献57

  • 1Dally W J, Towles B. Route packets, not wires:on-chip intereonnection networks[C] // Proceedings of the 38th Design Automation Conference (DAC 2001). New York, NY: ACM, 2001 :684- 689.
  • 2Salminen E, Kulmala A, Hamalainen T D. On network-on-chip comparison[C] // Proceedings of the Tenth Euromiero Conference on Digital System Design: Architectures, Methods and Tools (DSD 2007). Los Alamitos,CA.. IEEE Computer Society, 2007: 503-510.
  • 3Neeb C, Wehn N. Designing efficient irregular networks for heterogeneous Systems-on-Chip [C] // Proceedings of the Ninth Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD 2006). Los Alamitos, CA.. IEEE Computer Society, 2006 : 665-672.
  • 4Salminen E, Kangas T, Hamalainen T D, et al. HIBI Communication Network for System-on-Chip[J]. The Journal of VLSI Signal Processing, 2006,43(2/3) : 185-205.
  • 5Xu Junming. Topological Structure and Analysis of Interconnection Networks[M]. Dordrecht/ Boston/London: Kluwer Academic Publishers, 2001.
  • 6Ainsworth T W,Pinkston T M. Characterizing the Cell EIB onchip network[J]. IEEE Micro,2007,27(5)..6-14.
  • 7Karim F, Nguyen A, Dey S, et al. On-chip communication architecture for OC-768 network processors[C]//Proceedings of the 38th Design Automation Conference (DAC 2001). New York, NY: ACM, 2001 : 678-683.
  • 8Coppola M, Loeatelli R, Maruccia G, et al. Spidergon.. a novel onchip communication network[C]//Proceedings of the 2004 International Symposium on System on Chip. Piscataway, NJ: IEEE, 2004 : 15.
  • 9Liu Youyao, Han Jungang, Du HuimirL DL(2m) : A new scalable interconnection network for system-on-chip[J]. Journal of Computesrs, 2009,4 (3) : 201-207.
  • 10Gratz P, Kim C, Sankaralingam K, et al. On-chip interconneetion networks of the TRIPS chip[J]. IEEE Micro, 2007,27 (5) : 41-50.

引证文献2

二级引证文献7

计算机技术与发展
2009年 第7期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部